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ENGLISH SUMMARY 
The penetration of renewable energy sources in the utility grid, like wind power and 
photovoltaic, has increased exponentially in the last decades. This high penetration is 
a challenge for the electrical network, which in the past has been seen as having fixed 
parameters (f, V, impedance) with a stable and robust operation. To ensure stable 
operation of the utility grid, more and more stringent grid codes are introduced. To 
meet the ever increasing grid code requirements, the power produced by renewable 
energy sources has to be processed by full scale Voltage Source Converters (VSC). 
To cope with the ever increasing power levels of the renewable systems these VSCs 
are often connected in parallel sharing the same dc-link. The use of carrier interleaving 
between the VSCs may increase the bandwidth of the grid current controller, 
compared to the non-interleaved case depending on the number of interleaved 
modules and on the interleaving angle. Moreover, carrier interleaving leads to a 
decrease of the Total Harmonic Distortion (THD) of the resultant current and also in 
the dc-link current ripple, resulting in reduced filtering requirements. Thus, the 
passive components from the dc-link and grid filter can be minimized. In previous 
studies the optimization of the interleaving angle has been made but the focus was 
either on the grid current THD or the dc-link current ripple. For an optimum solution 
a compromise has to be made in order to maintain a THD of the grid current in a level 
that complies with the standards, while in the DC link the current ripple is reduced. In 
this thesis an analysis has been presented on how to obtain the optimal interleaving 
angle which makes a compromise between the THD of the resultant current and the 
stress of the dc-link capacitor, without the need to oversize the dc-link capacitor and 
of the semi-conductors. 
Furthermore, to comply with the grid codes, often high order harmonic filters, such as 
LCL filters or LCL filter with a parallel trap branch are used. Due to the reactive 
power consumption of the filter, two possibilities exist when the injected current has 
to be controlled: one is to use the VSC current as a control variable, or the second one 
is to use the grid current. Both of these solutions have their merits and demerits in 
terms of stability of the system and regarding the power factor. The advantages and 
disadvantages of both control methods when applied on a converter system consisting 
of two parallel interleaved VSCs connected to the grid through a high order filter are 
presented in this thesis.  
High power wind-turbine systems are usually connected to the Medium Voltage (MV) 
collection grid by using a step-up transformer and the leakage inductance of the 
transformer is often used for filtering purposes. The measurement of the grid voltage 
is only feasible at the low voltage side of the transformer. However, this voltage 
contains the switching harmonics and the harmonics caused by the modulation. 
Traditionally, the measured grid voltage is fed forward to help the controller during 
start-up and Low Voltage Ride Through. Therefore, it is essential that the fed forward 
information is accurate, hence proper filtering is required. An adaptive moving 
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average filter to filter out dominant frequency components from the direct- and 
quadrature-axis voltages is presented. The dynamic performance of the VSC during 
voltage sags is improved using the proposed approach which minimizes the filter 
delay during the faults. 
Another issue associated with the parallel interleaved VSCs is the circulating current 
between the corresponding phases of two VSCs. This current is caused by the 
difference in the switched output voltages of the corresponding phase of two separate 
VSCs. The circulating current causes additional losses in the system such as 
conduction losses of the employed semiconductor devices and magnetic losses in the 
filters, hence these type of losses have to be suppressed. A Coupled Inductor (CI) is 
used to suppress the circulating current that flows between the parallel interleaved 
VSCs. The CI is typically designed to operate with switching frequency flux 
excitation. However, these type of inductors are highly sensitive towards fundamental 
frequency circulating currents, which may saturate them, causing the VSCs to trip. 
The tripping of the VSCs is not desired, hence the fundamental frequency circulating 
currents have to be properly controlled. The fundamental frequency flux component 
is present in a practical system due to hardware and control asymmetries and 
mismatches, and it can be eliminated by ensuring the fundamental component to be 
zero in the circulating current. The proposed controller efficiently eliminates the 
fundamental frequency component from the circulating current and thus facilitates 
saturation free operation of the CI. A design methodology of a Proportional Resonant 
(PR) circulating current controller for parallel interleaved VSCs is presented in this 
thesis. 
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DANSK RESUME 
Udbredelsen af vedvarende energikilder som vindkraft og solceller tilkoblet 
forsyningsnettet er vokset eksponentielt i de seneste årtier. Denne høje stigning i 
vedvarende energikilder er en udfordring for det elektriske netværk, som tidligere er 
blevet opfattet for at have faste parametre (f, V, impedans) med en stabil og robust 
drift. For at sikre en stabil drift af forsyningsnettet er flere og strengere krav blevet 
indført for net tilsluttede systemer. For at imødekomme de stadigt stigende 
netværkskrav, skal vedvarende energikilder have en fuldskala frekvensomformer 
(VSC). For at håndtere den stadig stigende producerede effekt fra vedvarende energi 
systemer er disse VSC'er ofte koblet i parallel forbundet med den samme DC-link 
kondensator. Anvendelsen af interleaving kan øge båndbredden af kontrol systemet, 
sammenlignet med ikke at bruge interleaving afhængigt af antallet af moduler og 
interleaving vinklen der bruges. Udover dettte fører interleaving til et lavere 
harmonisk indhold (THD) for den producerede strøm og mindre strøm ændringer i 
DC-link kondensator strømmen, hvilket resulterer i reduceret filtrering. Således kan 
de passive komponenter på net siden og DC-link siden  minimeres. I tidligere 
undersøgelser er optimering af den brugte interleaving vinkel blevet undersøgt, men 
fokus var enten på THD eller DC-link strømmen. Den optimale løsning vil være et 
kompromis mellem at opretholde en lav THD der overholder standarderne, mens 
ændringerne i DC-link strømmen reduceres. I denne afhandling vil en analyse af den 
optimale interleaving vinkel blive præsenteret, hvilket er et kompromis mellem THD 
af den resulterende strøm og stress af DC-link kondensatoren, uden behov for at 
overdimensionere DC-link kondensatoren og halvlederne. 
Endvidere for at overholde standarderne anvendes der ofte avancerede harmoniske 
filtre, såsom et LCL filter. På grund af det reaktive effektforbrug af filteret, findes der 
to muligheder, når den producerede strøm skal kontrolleres: den første er at anvende 
strømmen fra frekvensomformeren (VSC) som kontrol variabel, eller den anden er at 
anvende strøm målingen fra net siden. Begge disse har fordele og ulemper i form af 
stabilitet af systemet og net sidens power factor. Fordele og ulemper ved begge 
metoder er præsenteret i denne afhandling, når systemet er et konverter system med 
flere parallel koblede frekvensomformere som er nettilsluttet gennem et avanceret 
filter.  
Høj effekts vindmølle-systemer er normalt forbundet til mellem spændings nettet 
(MV) ved hjælp af en step-up transformator og lækage induktansen af transformeren 
er ofte brugt som en del af filtrering. Målingen af spændingen er kun mulig i den lav 
spændings siden af transformatoren. Denne side har et højt indhold af harmoniske 
komponenter pga. konverter modulationen (PWM). Ofte er målingen af spænding 
brugt til at hjælpe kontrol systemet mest under opstart og Low Voltage Ride Through. 
Derfor er det vigtigt at de målte data er uden harmoniske komponenter, så filtrering 
er nødvendigt. Et adaptivt gennemsnits filter er introduceret hvilket dæmper de 
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harmoniske komponenter, øger kontrolpræcisionen og minimerer forsinkelsen 
introduceret af filteret under netværks fejl. 
Et andet problem forbundet med interleaving af parallelle VSC-er er den cirkulerende 
strøm mellem de samme faser af de forskellige VSC-er. Denne strøm er forårsaget af 
forskellen i udgangsspændingerne af den tilsvarende fase af de to separate VSC'er. 
Den cirkulerende strøm resulterer i yderligere tab i systemet pga. ekstra tab i de 
anvendte halvlederkomponenter og yderligere tab i de magnetiske filtre, derfor skal 
dette tab minimeres. Den koblede spole (CI) bruges til at undertrykke den cirkulerende 
strøm mellem de parallel koblede VSC'er. Den koblede spole er typisk designet til at 
fungere ved  fluxen genereret af switching frekvensen. Men denne type spoler er 
meget følsom mod cirkulerende strømme ved grundfrekvensen, da dette kan mætte 
kærnen hvilket kan afbryde VSC'erne. Denne afbrydning af VSC'erne kan undgås ved 
at kontrollere den cirkulerende strøm. Grundfrekvens flux komponenten er til stede i 
et praktisk system på grund af kontrol og komponent asymmetrier, og denne 
grundfrekvens flux kan fjernes ved at sikre at strømmen styres at være nul for 
fundamental delen af  den cirkulerende strøm. Det foreslåede kontrol system 
eliminerer effektivt grundfrekvens komponenten fra  den cirkulerende strøm og 
dermed undgåes mætning af kernen. Til sidst præsenteres et design af en Proportional 
Resonant (PR) kontroller, brugt til at minimere den cirkulerende strøm for parallelle 
VSC'er med interleaving. 
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In this chapter the background and motivation is presented, along with the objectives, 
contributions and the structure of the thesis.  
1.1 BACKGROUND AND MOTIVATION  
In the last couple of years the penetration of renewable energy into the power grid has 
increased exponentially. According to the Global Wind Energy Council (GWEC) the 
cumulative wind capacity was  432 GW, out of which 63 GW was installed by the end 
of 2014 [1]. The same tendency is also present in the Photo Voltaic (PV) systems, 
where the total installed capacity reached 40 GW by the end of 2014 [2].  In Denmark 
alone 42% of the total consumed energy has been produced by wind turbines in 2015 
[3].  
This high renewable energy penetration can challenge the utility grid. Therefore, more 
and more stringent grid codes are imposed in order to maintain stability. One of the 
most stringent ones is the German BDEW standard, which specifies harmonic 
injection limits up until the 180th harmonic [4]. To comply with these standards, 
traditionally Voltage Source Converters (VSCs) are used as an interface between the 
renewable energy source and the utility grid [5]. The role of the VSCs is to control the 
active and reactive powers delivered to the grid and to provide grid support functions 
during faults. According to the standards, the VSCs have to stay connected also during 
faults, therefore their robust operation is a key issue in a renewable energy system. 
Consequently, their control has to be robust against grid faults, and has to be advanced 
to ensure that they can maintain a stable operation.  
On the other hand, to reduce the manufacturing and other costs, the power of the 
renewable energy systems has also increased. To increase the energy yield, high 
efficiency VSCs are required, therefore, the switching frequency of the VSCs is 
limited to a few kHz. However, because of the low switching frequency the bandwidth 
of the employed controllers is also limited. Furthermore, the low switching frequency 
results in high order filtering requirement in order to meet the grid code requirements.  
This thesis deals with parallel interleaved VSCs for grid connected applications, 
although, its findings are suitable for any application where parallel VSCs are used.  
1.2 OBJECTIVES OF THE THESIS 
The objectives of the thesis is to give an insight into the advanced and robust control 
of parallel interleaved VSCs focusing on the following key issues: 
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 Determine the optimal interleaving angle, which results in the best Total 
Harmonic Distortion (THD) of the total current, and which has the smallest 
stress on the dc-link capacitor.  
 Evaluate the stability of the converter system and the ability to meet the 
requested active and reactive powers by the parallel interleaved VSCs, 
employing low switching frequency and using high order filters. 
 To design and evaluate the performance of a circulating current controller 
for parallel interleaved VSCs.  
 To propose and evaluate an adaptive filtering method to filter the grid 
voltages, which enhances the operation of the VSCs under Low Voltage Ride 
Through (LVRT), when VSCs with low switching frequency are employed.   
1.3 CONTRIBUTIONS OF THE THESIS 
The contributions of the thesis are highlighted in this section: 
 The thesis evaluates the impact of the influence of the interleaving angle on 
the Total Harmonic Distortion (THD) of the total current and the stresses on 
the dc-link capacitor for different modulation indexes in case of parallel 
connected converters. 
 Furthermore, it proposes a method for finding an optimal interleaving angle 
which gives a good compromise between the THD of the total current and 
the stresses on the dc-link capacitor in case of parallel connected converters. 
 The thesis also evaluates the difference between using the VSC current 
controller vs. the grid current controller in the case of parallel interleaved 
VSCs. The study investigates the stability, transient performance and the low 
frequency circulating current behaviour.  
 A Proportional Resonant (PR) controller and its design method is proposed 
in this thesis, which effectively suppresses the circulating current between 
the parallel interleaved VSCs. This type of controller eliminates the 
fundamental frequency circulating current, even if the circulating current is 
different for all three phases. 
 Moreover, the design methodology is also extended to four parallel 
interleaved VSCs, where the CIs are connected in a whiffletree 
configuration.  
 A method to filter out the low frequency harmonic components from the 
feed-forward values of the grid voltage based on a Moving Average Filter is 
proposed. This results in lower harmonic components in the total current. 
Furthermore, the proposed solution overcomes the limitation of the delay 
introduced by the filtering, hence ensuring fast LVRT performance. 
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1.4 THESIS OVERVIEW 
1.4.1 SUMMARY OVERVIEW 
The thesis is structured as follows: After the Introduction, in Chapter 2 the state of the 
art of the parallel VSC, harmonic filtering, circulating current suppression methods, 
modulation strategies, grid current controller types and the integrated inductors are 
presented. Chapter 3 gives an insight into the optimal interleaving angle 
determination, while in Chapter 4 the comparison between the effect of the different 
current feedbacks on the total current and circulating current performance is 
presented. In Chapter 5 a method on how to enhance the fault ride through 
performance of the parallel VSC employing low switching frequencies is presented, 
while Chapter 6 focuses on the control of the fundamental component of the 
circulating current in two and four parallel connected VSCs. In the appendices the 
development of the control system is, along with the appended publications. 
1.4.2 APPENDED PUBLICATIONS 
The following appended publications have been used for the thesis: 
I. L. Bede, G. Gohil, T. Kerekes, and R. Teodorescu, "Optimal interleaving 
angle determination in multi paralleled converters considering the DC 
current ripple and grid Current THD," in Power Electronics and ECCE Asia 
(ICPE-ECCE Asia), 2015 9th International Conference on, 2015, pp. 1195-
1202. 
II. L. Bede, G. Gohil, T. Kerekes, M. Ciobotaru, R. Teodorescu, and V. G. 
Agelidis, "Comparison between grid side and inverter side current control 
for parallel interleaved grid connected converters," in Power Electronics and 
Applications (EPE'15 ECCE-Europe), 2015 17th European Conference on, 
2015, pp. 1-10. 
III. L. Bede, G. Gohil, M. Ciobotaru, T. Kerekes, R. Teodorescu, and V. G. 
Agelidis, "Fault ride-through performance evaluation of an interleaved grid-
connected converter employing low switching frequency," in 2016 IEEE 
Applied Power Electronics Conference and Exposition (APEC), 2016, pp. 
1702-1707. 
IV. L. Bede, G. Gohil, M. Ciobotaru, T. Kerekes, R. Teodorescu, and V. G. 
Agelidis, "Circulating current controller for parallel interleaved converters 
using PR controllers," in Industrial Electronics Society, IECON 2015 - 41st 
Annual Conference of the IEEE, 2015, pp. 003997-004002. 
V. L. Bede, G. Gohil, M. Ciobotaru, T. Kerekes, R. Teodorescu, and V. G. 
Agelidis, "Circulating Current Control for Parallel Interleaved VSCs 
Connected in Whiffletree Configuration," accepted for publication  in 
proceedings of the 7th International Symposium on Power Electronics 
for Distributed Generation Systems (PEDG 2016), Jun, 2016. 
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VI. L. Bede, G. Gohil, M. Ciobotaru, T. Kerekes, R. Teodorescu, and V. G. 
Agelidis, "Design and Performance evaluation of a PR Based Circulating 
Current Controller For Parallel Interleaved VSCs," under review in the 
Transaction for Power Electronics. 
VII. L. Bede, C. Kopacz, T. Kerekes, and L. Mathe, "Development of a test 
platform for controlling parallel converters," in Optimization of Electrical 
and Electronic Equipment (OPTIM), 2014 International Conference on, 
2014, pp. 560-565. 
VIII. G. Gohil, L. Bede, R. Teodorescu, T. Kerekes, and F. Blaabjerg, "Design of 
the trap filter for the high power converters with parallel interleaved VSCs," 
in Industrial Electronics Society, IECON 2014 - 40th Annual Conference of 
the IEEE, 2014, pp. 2030-2036. 
IX. G. Gohil, L. Bede, R. Teodorescu, T. Kerekes, and F. Blaabjerg, "Line Filter 
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In this chapter an overview is given on the high power interleaved VSCs. The benefits 
of the interleaving are presented, along with the high order filtering requirements. 
Furthermore, it includes modulation strategies, a state of the art on grid current 
controllers and circulating current suppression methods.   
2.1 HIGH POWER PARALLEL VSCS 
The VSC is one of the preferred choices for several applications where a dc to ac 
conversion is required. To meet the high current requirements, or to provide 
redundancies they are often connected in parallel [6, 7]. The most common 
applications which employ VSCs include: active power filters [8-10]; un-interrupted 
power supplies (UPS) [11] [12]; motor drives [13, 14]; and renewable energy systems. 
Lately, wind turbines, employing full scale VSCs, for a power rating of a couple of 
Mega Watts (MW) are used, such as the 8 MW turbine from Vestas [15], or the 7 MW 
turbine from Siemens [16]. The same tendency is also present in the Photovoltaic (PV) 
power systems, i.e. a 2.5 MW converter system is used by SMA [17], while ABB uses 
two parallel VSCs to handle a total power of 2 MW [18].  
In these high power applications, in order to keep the semiconductor losses low, often 
the switching frequency of the VSCs is limited to a few kHz [19]. On the other hand, 
the use of limited switching frequency results in reduced control bandwidth. 
Moreover, the low switching frequency results in high generated harmonic content, 
therefore higher harmonic filtering is required to meet the grid codes. This increase in 
the harmonic filtering requirements also increases the size [20], and cost of the 
converter system [21].  
The filtering requirements can be decreased if VSCs with multiple voltage levels are 
employed. These multi-level voltage waveforms can be achieved by using 3-Level 
Neutral Point Clamped (NPC) VSCs, or Modular Multi-level Converters (MMCs). 
However, the NPC suffers from unequal semiconductor losses [22], which may lead 
to a de-rating of the converter [5]. Furthermore, additional control effort has to be 
made to balance the voltage on the dc-link capacitors [23]. The MMCs have good 
harmonic performances and they have been widely used in high-power applications, 
such as High Voltage Direct Current (HVDC) application [24, 25]. However, the 
drawbacks of such systems are the increased control complexity, the increased 
communication complexity and overall converter volume increase [26].  
As a contrast, the complexity of the two level VSCs is reduced compared to the 
previously mentioned solutions. Furthermore, their control is much simpler and it is a 
proven, reliable technology that has been used by the industry for many years. On the 
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other hand, their inferior harmonic performance represents a major drawback in grid-
tied applications. This can be overruled, if multiple two-level VSCs are connected in 
parallel and their carriers are interleaved, which results in multi-level voltage 
waveforms [27]. 
2.2 CARRIER INTERLEAVING 
The inferior harmonic performance of the two-level VSCs can be improved in the case 
when several VSCs are connected in parallel and their carriers are interleaved. The 
carrier interleaving introduces a phase shift in the generated harmonics caused by the 
Pulse Width Modulation (PWM). Due to this phase shift the magnitude of certain 
harmonics in the resultant voltage is reduced or eliminated [28]. Hence, the Total 
Harmonic Distortion (THD) of the resultant current may be improved if parallel 
interleaved VSCs are employed [28, 29].   
The carrier interleaving has been widely used in the literature for several applications 
such as dc/dc converters [30, 31] or in ac/dc applications [8, 32]. As stated before, 
carrier interleaving causes a decrease in the harmonic content of the resultant voltage 
which results in better harmonic performance, hence reducing the filtering 
requirements. This reduction in the harmonics depends on the used interleaving angle 
(θ), which is defined as the angle displacement between the carriers of the converters, 
as presented by Fig. 2.1. The maximum value of θ depends on the number of VSCs 
employed as it is defined by 
 max
2
n
    (II.1) 
where n is the number of the VSCs. If the θ is higher than the maximum value, it 
would result in an overflow, hence the actual interleaving angle would be θ – π. 
CarrierVSC1 CarrierVSC2
2π
p.
u.
θ 4π
 
Fig. 2.1 Interleaved carriers of two VSCs 
If the interleaving angle between two VSCs is set to 180°, the first carrier harmonic 
will be cancelled from the resultant current. On the other hand, if the interleaving 
angle is set to 90° the second carrier harmonic will be cancelled from the resultant 
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current [28]. However, interleaving the carrier signals of the parallel VSCs, will cause 
a circulating current with the switching frequency to flow between legs of the VSCs.  
2.3 HARMONIC FILTERING 
The stringent grid codes, such as the German BDEW [4], specify harmonic limits up 
to the 180th harmonic. On the other hand, as mentioned previously, the switching 
frequency of the high power VSCs is limited to a few kHz. The current produced by 
the VSC can only meet the stringent grid standards if high order filtering is used. 
Nevertheless, the requirement for the high order filtering may add to the cost, size and 
weight of the system [21]. This filtering requirement can be decreased, if carrier 
interleaving is employed, since depending on the number of VSCs and the used 
interleaving angle, this method can effectively suppress the first and/or the second 
order carrier frequency components from the resultant current. 
Traditionally, LCL filters are used to provide the required filtering for the grid 
connected applications[33]. However, in the case of parallel interleaved VSCs, the 
first order carrier frequency is cancelled from the total current by the interleaving, if 
an interleaving angle of 180° is used for the case of two paralleled VSCs, meaning 
that the dominant high frequency component in the total current is at twice the carrier 
frequency. To effectively eliminate this high frequency component from the grid 
current, a parallel trap branch may be used, which is tuned to resonate at twice the 
carrier frequency [19]. 
Fig. 2.2 presents a system with two parallel interleaved VSCs, using an LCL filter 
with a parallel trap branch, connected to the Medium Voltage (MV) network, using a 
step-up transformer. The leakage inductance of the transformer is used as the second 
L filter for the LCL filter. Furthermore, to damp the resonance between the LC filter, 
a parallel RC branch is used.  
The current through the semiconductor devices can be decreased if the current flowing 
to the shunt branches is limited. Furthermore, if the VSCs are modulated using 
DPWM1, the switching losses depend on the power factor angle. Therefore, the 
reactive power consumption by the shunt branches is limited to 5% of the total power. 
For additional information please refer to the following appended publications: 
 PAPER VIII: Design of the Trap Filter for the High Power Converters with 
Parallel Interleaved VSCs 
 PAPER IX: Line filter design of parallel interleaved VSCs for high power 
wind energy conversion systems 
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Fig. 2.2 Converter system comprised of two parallel interleaved VSCs connected to the 
medium voltage grid 
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2.4 CIRCULATING CURRENT 
2.4.1 SWITCHING FREQUENCY CIRCULATING CURRENT 
In parallel interleaved VSCs the circulating current occurs when the top switch of a 
phase in one of the VSCs is connected to the positive terminal of the dc-link, while 
the bottom switch of the same phase of another VSC is connected to the negative dc-
link terminal or vice versa. During these instances the dc-link is short circuited 
through the filter inductors [34]. The path of the circulating current for one phase 
when two VSCs are connected in parallel is depicted by Fig. 2.3. The path of the 
circulating current is similar for the other phases.  
The formation of the circulating current is explained in Fig. 2.4 for the case of two 
interleaved VSCs. The circulating current occurs due to the difference between the 
corresponding switched output voltages for a given phase. The switched output 
voltages, their difference and the circulating current during one switching period 
(1/fsw) for the DPWM1 modulation with a modulation index of 1 and for a reference 
voltage angle of 45° is presented by Fig. 2.4. The numbers (0,1,2) denote the generated 
voltage vectors (V0, V1, V2 ). The switched output voltage of one of the phases (Vx1,o) 
of one of the VSCs is shown on Fig. 2.4 (a), on Fig. 2.4 (b) the switched output voltage 
(Vx2,o) of the same phase is shown for the other VSC, while their difference (Vx,diff) and 
the resultant circulating current (Ix,c) is shown by Fig. 2.4 (c).  
Furthermore, when more VSCs are interleaved, a circulating current exists between 
each VSC. On Fig. 2.5, the circulating currents are shown in the case when four VSCs 
are connected in parallel. In order to suppress the circulating currents caused by the 
interleaving, several methods have been suggested in the literature. An effective way 
to avoid the formation of the circulating current path is to insert an isolation 
transformer at the output of every VSC [35]. Another solution is to use multi-winding 
transformers, where each winding is supplied by a separate VSC [36]. However, the 
use of bulky transformers is not preferred, since it increases the size and the cost of 
the system [37].  
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Fig. 2.3 Circulating current formation between phase A1 and A2 when two VSC are connected 
parallel sharing the same dc-link. 
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Fig. 2.4 Switch output voltages of the individual VSCs and their difference. The blue line 
represents the circulating current (Ix,c) in the ideal case when there is no mismatch between 
the VSCs 
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Fig. 2.5 Circulating currents in parallel VSCs sharing the same dc-link 
If the parallel interleaved VSCs use the conventional three limb three-phase 
differential filter, high circulating current will appear between the VSCs. This high 
circulating current occurs because, the conventional three limb three-phase 
differential filter does not possess a high permeability magnetic flux for the common 
mode circulating current [38]. On the other hand, if three single phase inductors are 
used, the inductance offered towards the circulating current is equal to the inductance 
of the differential mode inductance. Hence, the circulating current will be limited 
between the parallel VSCs. However, the single phase solution is not preferred, since 
it does not bring any advantage in the reduction of the filtering components [39]. A 
better solution would be to have a three-phase Common Mode (CM) inductor inserted 
in series with the differential mode inductor for every VSC in [8].  
The circulating current can also be suppressed by using Coupled Inductors (CIs) [27, 
40-44]. These are inserted between the corresponding phases of different VSCs. To 
further optimize the size of the harmonic filters, a differential mode inductor can be 
integrated with a CI into one single component, thus the overall size of the filter can 
be reduced [37, 45-47]. In this thesis the CI based solution is preferred due to its high 
circulating current suppression and compact size. However, it has to be noted that by 
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using the CI based solution, the modularity of the system is compromised, since if one 
of the VSCs is out of operation, the CIs will saturate due to their design.  
If the isolation transformers or CM based solutions are used, the system can be 
modular. This means that if one of the VSCs has tripped, the others can remain in 
operation, although the same harmonic performance cannot be achieved. This 
modularity is compromised when CIs are used as circulating current filters. 
2.4.2 COUPLED INDUCTOR MODEL  
The CI is designed to suppress the switching frequency circulating current which 
occurs due to the interleaved operation, hence its size can be compact. On the other 
hand, due to their compact size, the CIs are sensitive to saturation.  
In the CI the same phases of two different VSCs are wound on the same core. In the 
ideal case the fundamental component of the produced flux by the current of the first 
VSC (Ix,1) is cancelled by the fundamental component of the flux produced by the 
current of the second VSC (Ix,2), as depicted on Fig. 2.6.  
ØX2
IX
ØX1
IX,1 IX,2
RX,2RX,1
Coupled 
inductor
 
Fig. 2.6 Model of the CI including the directions of the windings and the parallel resistances 
The VSC leg current can be modelled as follows [42]: 
 ,1 , ,
,2 , ,
x x cm x c
x x cm x c
I I I
I I I
 
 
  (II.2) 
where Ix,1 and Ix,2 are the currents measured at the output of VSC1 and VSC2, 
respectively, and they are termed as VSC leg currents. Ix,cm represents the common 
current component for phase x of the VSC leg currents and Ix,c is the circulating 
current. Furthermore, from (II.2) the total current (Ix) is expressed as 
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 ,cm2x xI I   (II.3) 
and the circulating current can be expressed from (II.2) as 
 ,1 ,2
, 2
x x
x c
I I
I

   (II.4) 
However, if the current sharing is not equal, the Ix,c will have a fundamental 
component as well, which along with the switching frequency component, might 
saturate the CI, causing the VSC to trip. To provide a robust operation of the VSCs, 
this has to be avoided, therefore the fundamental frequency circulating current has to 
be eliminated from the circulating current.   
2.4.3 FUNDAMENTAL FREQUENCY CIRCULATING CURRENT 
Considering the ideal case where the fundamental frequency components of Vx1,o and 
VX2,o are equal, and the voltage drops across the resistances (which occur due to the 
flow of the fundamental frequency component of the current) are also equal, the 
fundamental component of the flux in the CI will be zero, as evident from (VI.5).  
However, the fundamental components of the converter currents can be different due 
to multiple reasons, such as: 
 difference in the on-state voltage drop of the switching devices; 
 mismatches in the parameters of the CI inductor due to manufacturing; 
 mismatches in the turn on/off times of the employed switching devices; 
 difference in the cable parameters which are used to interconnect the two VSCs; 
 difference in the parameters of the current sensors (e.g. calibration, tolerance, 
etc.). 
All of these mismatches may be assumed as a resistance in the path of the VSC leg 
current. If the magnitude of this circulating current is high, the produced flux may 
saturate the CI, causing the VSC to trip. To avoid the tripping of the VSCs, the 
fundamental component of the circulating current has to be suppressed.  
2.4.4 CIRCULATING CURRENT CONTROL 
Improper current sharing between the VSCs leads to a fundamental frequency 
circulating current to flow between the VSCs. This improper current sharing can be 
caused by small differences between the control signals applied to the VSCs or owing 
to parameter mismatches and parasitic impedances in the path of the VSC currents. 
To ensure proper current sharing between the VSCs, the effects of these mismatches 
have to be eliminated through proper control actions. The phase and the magnitude of 
the fundamental frequency circulating current depends on the mismatch between the 
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parallel VSC legs of the given phase, and these mismatches may be different for each 
phase. Furthermore, these circulating currents increase the losses and might saturate 
the inductor, therefore they have to be minimized.  
The control of the fundamental frequency circulating current can be achieved by 
multiple solutions. In [48] the circulating current is controlled by modifying the duty 
cycle of the direct parallel connected VSCs. Another solution is presented in [40], 
where multiple VSCs are interleaved. Here the authors ensure current sharing by 
calculating an average current for a corresponding phase, and based on this 
information, the control signals are changed for each phase individually. On the other 
hand, this only controls the common mode current between the VSCs [49], and not 
the circulating current for each phase. Another solution is to use a dead beat 
circulating current controller as proposed in [50]. In this case the authors control the 
circulating current by modifying the common mode voltages applied to the VSCs. 
Another interesting concept of circulating impedance is introduced in [51]. Here the 
equal current sharing is achieved by controlling the virtual impedance between the 
modules of the parallel VSCs. 
2.5 MODULATION OF PARALLEL INTERLEAVED GRID CONNECTED VSCS 
For decades the modulation of the VSCs has been a key interest for many researchers. 
When classifying the modulation methods for high power parallel interleaved VSCs 
the following key criteria has to be investigated: 
 Semiconductor losses  
 Harmonic performance 
 Effect on the circulating current  
2.5.1 SPACE VECTOR MODULATION 
Traditionally, the Space Vector Modulation is used to modulate the grid connected 
VSCs, due to its superior harmonic performance [52]. Furthermore, in grid connected 
applications, in order to fully utilize the dc-link voltage and to keep the switching 
losses at a minimum, the modulation index is kept around 1. The modulation index 
(M) is defined as: 
 
2
ref
dc
V
M
V
   (II.5) 
where Vref is the magnitude of the reference voltage vector and Vdc is the dc-link 
voltage.   
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Fig. 2.7 Space Vector diagram 
On Fig. 2.7 the space vector diagram is presented for a two-level VSC. There are a 
total of 6 different active voltage vectors ( 1V

to 6V

) and two zero vectors 0V

and 7V

. 
These voltage vectors are generated based on the state of the switches of the three 
phase VSC. The reference voltage vector, calculated by the controller, can be 
synthesised by applying the corresponding adjacent voltage vectors for the required 
amount of time [52]. These times may be calculated as:  
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  (II.6) 
where Ts is the sampling time, T1 and T2 are the dwell times of  the active vectors, 
while Tz is the dwell time for the zero vectors. The angle of the reference space vector 
is denoted by ψ.  
The dwell time Tz of the zero vectors is distributed between the two zero vectors ( 0V

and 7V

). Let 0 ≤ k ≤ 1 be the distribution factor of Tz, hence the time allocated for 0V

 
is kTz. While the time allocated for 7V

 is (1-k)Tz.  For the standard SVM modulation 
the Tz is distributed equally between the two zero vectors, hence k should be 0.5. 
Furthermore, the Discontinuous Pulse-Width Modulation (DPWM) strategies can be 
achieved for different k values [53].   In the following section the SVM modulation is 
used as a base to which other modulation methods are compared.  
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2.5.2 DISCONTINUOUS MODULATION 
The reference signal may be clamped during certain intervals, which will result in 
DPWM modulation [52]. Depending on where this clamping is happening, several 
DPWM schemes can be generated, such as DPWM1, DPWM2, DPWM3, DPWM4 
[53].  
In the case of the SVM all three phases are constantly commutated, therefore the 
switching losses do not depend on the power factor angle. However, due to the 
clamping in the case of the DPMW strategies, the switching losses depend on the 
power factor angle. Furthermore, since the three phases are not commutated all the 
time, the switching losses of the DPWM methods are less compared to the SVM [54].  
The grid connected renewable systems, might be required to deliver reactive power 
along with the produced active power. Hence, the power factor of the injected current 
may vary between 0.95 leading and 0.95 lagging. When the 60ο clamped 
discontinuous modulation (DPWM1) is used, the output terminals of the VSCs are 
clamped to either the positive or the negative dc-link for 60° [52]. These clamping 
happens around the positive and negative peaks in grid connected applications where 
the power factor is around 1 [55]. This leads to a 45% reduction in switching losses 
compared to the Space Vector Modulation (SVM) [54].  
Traditionally, the use of SVM results in optimal harmonic performance for VSCs. 
However, this is not true for parallel interleaved VSCs. Due to the interleaving the 
RMS value of the ripple current is decreased significantly for the DPWM1 compared 
to SVM [56].  
2.5.3 MODIFIED DISCONTINUOUS MODULATION 
Furthermore, the modulation strategy used has significant effects on the circulating 
current and inherently on the design of the CIs. As mentioned previously, the 
circulating current occurs when the top and bottom switches are clamped to the 
different terminals of the dc-link. This happens especially during zero vector 
generations, since because of the interleavingk, opposite zero vectors are used in the 
two VSCs. However, if the same zero vector is used for both of the VSCs, the parallel 
legs would be clamped to the same terminals of the dc-link, therefore reducing the 
circulating current magnitude. The generation of the same zero vectors can be 
achieved by dividing the dwell times of the active vectors. This has been done 
previously in [57]. So far the duration of the dwell times has been divided equally, 
however, in [56] the time between the active vectors are divided unequally, in a 
manner to align the zero vectors in the two VSCs. Using this modified DPWM 
method, the core losses in the CI are reduced by ~50% compared to SVM and by 
~60% compared to the DPWM1, for a modulation index of 1. Furthermore, the 
maximum value of the peak common mode flux is also the smallest for the proposed 
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DPWM method. On the other hand, for the grid connected applications, the switching 
losses of the proposed modified DPWM method are higher by ~55% compared to 
DPWM1. Moreover, the rms value of the ripple current in the total current is higher 
for the modified DPWM compared to DPWM1, although, from the CI point of view, 
this modified DPWM is the best. Considering the switching losses and the quality of 
the total current for parallel interleaved VSCs, the DPWM1 method has been chosen, 
since it results in the lowest switching losses.   
A more detailed technical discussion is presented in the following appended 
publications: 
 PAPER X: Modified discontinuous PWM for size reduction of the 
circulating current filter in parallel interleaved converters 
 PAPER XI:  Parallel Interleaved VSCs: Influence of the PWM Scheme on 
the Design of the Coupled Inductor 
2.6 GRID CURRENT CONTROLLERS 
In this section the different types of grid current controllers are discussed.  
2.6.1 INTRODUCTION 
The power harvested by the renewable energy source, has to be processed by VSCs 
in order to meet the grid code requirements. Along with the active power delivery, 
these VSCs are often required to provide reactive power support as well.  
To deliver the active and reactive powers, and to provide the needed transient 
response, the current injected to the grid has to be controlled. These control structures 
can be implemented in different reference frames, such as synchronously rotating 
reference frame (dq), in stationary reference frame (αβ) or in abc natural frame. 
Dependent on what kind of reference frame is used, several grid current controllers 
have been used in the literature, such as: 
 PI controllers 
 PR controllers 
 Hysteresis controller 
 Dead beat controller 
Although, similar performance might be achieved with either of the mentioned 
controllers, some of them are more practical to be used than others.  
The hysteresis controller, requires an analogue implementation, or a high sampling 
frequency in order to work effectively. Furthermore, due to the hysteresis band, the 
switching frequency will not be constant, which makes the harmonic filter design 
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cumbersome [58]. Another current controller method is to use dead-beat controllers. 
The dead-beat controllers have a theoretical high gain, however due to the dead time 
and saturation, their performance is compromised. Furthermore, the dead beat 
controller is highly sensitive towards parameter changes [59].  
Due to their simplicity and easy implementation a common method to control the grid 
currents is by using PI controllers. The most common choice is to use them in dq 
synchronous reference frame. The PI controllers usually are not used in αβ stationary 
reference frame or abc natural frame since they are not able to eliminate the steady-
state error from the time varying waveforms.  
Another method to control the grid currents can be realized by using Proportional 
Resonant (PR) controllers. This type of controller can eliminate the steady-state error 
when regulating sinusoidal signals like in the case of αβ stationary reference frame or 
abc natural frame.  
2.6.2 PI CONTROLLERS  
The PI controllers are widely used in systems where dc quantities have to be 
controlled. However, the signals in a grid connected application are time varying 
quantities. If PI controllers are used in this system the stationary error will not be zero, 
hence the system will not be able to follow the reference without error [60]. 
Nonetheless, zero steady state error can be achieved if the inputs of the controller are 
transformed into dc quantities. This can be achieved by a reference frame 
transformation from abc natural reference frame to dq synchronous rotating reference 
frame. For this transformation the grid angle needs to be accurately estimated.  
Traditionally, the angle of the grid voltage is estimated by employing a Phased-
Locked-Loop (PLL). In the literature several methods were developed on how to 
estimate the angle of the grid voltage accurately, as presented in [61]. Furthermore, 
these estimation methods, have to give an accurate angle also during grid transients 
and fault.  
The transfer function of the PI controller is presented in (II.7).  
 ( ) IPI P
K
G s K
s
   (II.7) 
  In (II.7) KP denotes the proportional gain, while KI is the integral gain.  
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Fig. 2.8 General structure for synchronous rotating frame control using cross-coupling and 
voltage feedforward terms 
On Fig. 2.8 the general current control structure is presented, based on a PI controller, 
for a grid connected three phase system. The terms Ia, Ib, Ic represent the measured 
three phase currents, while, Va, Vb, Vc  are the voltages measured at the Point of 
Common Coupling (PCC). The angle of the PCC voltage is estimated by means of a 
PLL. This angle is used to execute the frame transformation to obtain the direct and 
quadrature axis voltages (Vd and Vq )  and currents (Id and Iq). The references for the 
direct and quadrature axis currents (Id_ref and Iq_ref) are considered to be an input to the 
system, and they are generated by the Power Controllers, however, they are not 
discussed in this thesis. Due to the synchronous rotating frame transformation (dq 
transformation), there is a need for two current controller, one for controlling the 
direct axis current (Id) and one for controlling the quadrature axis current (Iq). 
Furthermore, in the dq transformation a cross-coupling exists between the d and the q 
axes. To overcome, this a cross-coupling term is introduced into the control diagram 
and it is added to the output of the controller. Furthermore, to enhance the transient 
performance Vd and Vq are fed-forward and added to the output of the corresponding 
current controller. The output of the controllers is fed to a frame transformation block, 
and the reference voltages (Va_ref, Vb_ref, Vc_ref) for the modulator are obtained.  
In parallel interleaved VSC systems, depicted by Fig. 2.2 multiple options are 
available for controlling the current injected to the grid. The grid current can be 
controlled directly if for the control structure presented in Fig. 2.8 the measured 
current is the grid current Ix,g. In this case the obtained control signals are fed to all of 
the VSCs.  
The grid current, however, can also be controlled indirectly. For this case there are 
two possibilities. One is when the current information fed to the controller is the sum 
of the VSC currents (Ia,Ib and Ic from Fig. 2.2). The harmonic content and the power 
factor of these currents will be different from the grid currents, due to the parallel 
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shunt branch. Furthermore, the controller design is different since the transfer function 
of the system is different. The second option is to use a separate current controller for 
each VSC. However, this option increases the number of sensors required and the 
complexity of the overall control system is increased. Furthermore, when using either 
of the indirect methods, an extra focus has to be put on controlling the power factor 
of the current injected into the grid, since the parallel shunt branch of the system will 
consume reactive power. 
So far the presented controller only works for a symmetrical three phase system. 
However, when a grid fault happens, along with the positive sequence voltages, the 
grid voltage will also contain negative sequence components as well.  However, the 
above mentioned solution can only work for positive sequence current control, hence 
in order to control the negative sequences another PI controller has to be used [62].  
2.6.3 PROPORTIONAL RESONANT CONTROLLER 
The PR controllers are another breed of controllers which are widely used for 
controlling the grid current. Unlike the PI controllers, the PR controller works with 
sinusoidal quantities, and therefore the rotating reference frame is not required. 
Furthermore, the use of the PLL can also be emitted, since there is no need for the 
grid angle for the frame transformations. Another benefit of using PR controllers is 
that only one controller is required to effectively control both the positive and negative 
sequence currents, which might be cumbersome to do with the traditional PI 
controllers. 
The transfer function of the PR controller is represented by (II.8) 
 
2 2
( )PR PR IR
s
G s K K
s 
 

 (II.8) 
In (II.8) ω represents the resonance frequency of the controller, KPR is the proportional 
gain, and KIR is the integral gain of the controller, respectively. 
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Fig. 2.9 Schematic of the current controller employing PR controllers 
In Fig. 2.9 the PR control structure for a current control is presented. Due to the used 
αβ frame, there is no need for cross coupling terms. Furthermore, compared to the PI 
controller in dq frame, the control structure is much simpler. However, as stated 
previously this type of controller acts only near its resonant frequency, hence it might 
be sensitive towards grid frequency variations. As mentioned above, there is no need 
for a PLL to use the PR controllers in αβ reference frame. However, the frequency 
information provided by the PLL can be used to adapt the resonance frequency of the 
PR controller, hence making the PR controller robust against grid frequency 
variations.   
2.7 FAULT RIDE-THROUGH PERFORMANCE 
Traditionally, the high power VSCs employ low switching frequency in order to keep 
the switching losses at a minimum, as mentioned previously. However, due to the low 
switching frequency the bandwidth of the current controller is also limited. The 
reduced bandwidth may affect the Low Voltage Ride Through (LVRT) performance 
of the VSCs. The LVRT performance of the VSCs can be improved if PI controllers 
are used for grid current control and the direct and quadrature axis parts of the grid 
voltage are used in a fed-forward loop when calculating the reference voltages. 
However, it has to be ensured that the measured voltages which are fed forward 
contain only the fundamental component, without any harmonics.  
2.8 INTEGRATED INDUCTOR 
One of the benefits of the carrier interleaving is that it results in size reduction of the 
line filter inductor. Furthermore, this reduction in size of the line filter inductor leads 
to a volume reduction of the converter system. On the other hand, in order to suppress 
the circulating current CIs have to be used. Hence, the size and volume reduction 
achieved is compromised, since the addition of the CI adds to the size and volume of 
the system. To overcome this drawback, the CI and the line filter inductor can be 
combined into one magnetic component, as proposed in [63].  
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The CIs and the line filter inductors are integrated into one magnetic component in 
[45, 47] for two parallel interleaved VSCs. A comparison has been made between 
integration of the two components into one and the case where separate CIs and line 
filters were used. The combination of the line filter inductor with the CI results in 35% 
reduction in the magnetic core and in 39% saving in copper [45]. Furthermore, the 
integrated inductor is highly sensitive towards common mode voltages, therefore 
different modulation techniques have been investigated. It has been found that the use 
of AZSPWM at low modulation indices (< 0.769) and the use of NSPWM at high 
modulation indices reduces the maximum value of the common mode flux-linkage by 
68% compared to SVM and 52% compared to DPWM1. Moreover, it has also been 
proven that the harmonic performance of the NSPWM is the same as that of the 
DPWM1. Similarly, the harmonic performance of the AZSPWM is the same as that 
of the SVM. For a detailed technical discussion please refer to the following appended 
publications:  
 PAPER XII: An Integrated Inductor for Parallel Interleaved VSCs and PWM 
Schemes for Flux Minimization 
 PAPER XIII: Integrated Inductor for Interleaved Operation of Two Parallel 
Three-phase Voltage Source Converters 
 PAPER XIV: An Integrated Inductor For Parallel Interleaved Three-Phase 
Voltage Source Converters 
When four VSCs are connected in parallel, they can be interconnected by using CIs 
which form a whiffletree configuration [27]. This configuration results in a five-level 
voltage output, which drastically reduces the harmonic filtering requirements. 
Furthermore, if the line filter is integrated into the same magnetic component as the 
CIs, a substantial reduction can be achieved in the size of the filters compared to the 
individual inductor solution. For the system presented in the appended publication a 
49% reduction in the volume of the laminated silicon steel, 17.3% reduction in the 
volume of the amorphous alloy, and 12.4% reduction in the volume of the copper can 
be achieved by integrating the CIs and the line filters into one magnetic structure. 
 PAPER XV: An integrated inductor for parallel interleaved VSCs connected 
in a whiffletree configuration 
 PAPER XVI: Magnetic Integration for Parallel Interleaved VSCs Connected 
in a Whiffletree Configuration 
To meet the voltage level of the collection grid, the high power VSCs use a step-up 
transformer. The VSCs side of the step-up transformer can be configured to have 
open-end, therefore the VSC can be connected to the two sides of the transformer 
windings, hence achieving multi-level voltage waveforms. Usually, these VSCs share 
the same C filter, however for current shaping purposes there is a need for an inductor 
for each of the VSCs. Furthermore, several VSCs can be connected in parallel and 
their carrier signals can be interleaved, resulting in multi-level voltage waveforms. To 
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limit the circulating current between the VSCs CI have to be used. However, the CIs 
and the VSC side inductors for both ends can be integrated into one common magnetic 
structure, which results in significant size reduction of the filters.    
Additional information on the design and advantages of the integrated inductors are 
presented in the following appended publications: 
 PAPER XVII : Dual Converter Fed Open-End Transformer Topology with 
Parallel Converters and Integrated Magnetics 
 PAPER XVIII: Magnetic integration of the harmonic filter inductor for dual-
converter fed open-end transformer topology 
 PAPER XIX: Optimized Integrated Harmonic Filter Inductor for Dual-
Converter Fed Open-End Transformer Topology 
 
OPTIMAL INTERLEAVING ANGLE DETERMINATION 
25 
This section presents the effect of the interleaving angle in a system where four VSCs 
are employed, the focus being on the total current THD and the RMS value of the dc-
link capacitor ripple current.  
The following paper provides a detailed technical discussion on the subject: 
 PAPER I: Optimal Interleaving Angle Determination in Multi Paralleled 
Converters Considering the DC Current Ripple and Grid Current THD 
This section only presents simulation results, the experimental results are shown in 
the appended publication.   
3.1 SYSTEM DESCRIPTION 
The topology of four parallel connected converters is depicted by Fig. 3.1. In this 
topology the VSCs are sharing the same DC link. For filtering purposes, at the output 
of each converter a single phase inductor is connected. The single phase inductor 
offers both differential and common mode filtering [64, 65]. The differential mode 
filter is used to reduce the harmonic components of the differential mode current 
caused by the modulation, while the common mode filter is used to suppress the 
circulating current between the modules, which appears due to interleaving [66].  
3
3
3
3
LOAD
L
3
CDC
L
L
L
VSC 1
VSC 3
VSC 2
VSC 4
IPCC
PCC
 
I1
I2
I3
I4
IDC
 
Fig. 3.1 Four parallel VSCs sharing the same dc-link 
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For the study a 6.9kVA converter with 4 parallel modules sharing the same DC link 
was considered. To avoid additional harmonics the DC power was supplied by a DC 
power source. Three single phase inductors (L) have been used as an output filter for 
each of the VSCs. As mentioned previously, the common mode inductance is required 
to limit the circulating current, while the differential mode inductance is used for 
shaping the current flowing out from the converter. The value of the inductors was 
considered to be 7.1%, this value of inductance results in an acceptable current THD 
performance. The value can be calculated as follows: 
  
7.1
100
2
ph
ph fund
V
L H
I f
   (II.9) 
where Vph is the RMS value of the phase voltage, Iph is the RMS value of the individual 
converters’ phase current, and ffund is the fundamental frequency, in this case 50 Hz.  
In the study the effect of the interleaving for the full modulation range is evaluated, 
thus the VSCs are connected to a load resistor. Another method would be to connect 
the converter to the grid, but if the modulation index has to be varied from 0.1 to 1.15, 
then the dc-link voltage has to be changed. For very small modulation indices the dc-
link voltage might be too high and thus it would not be a feasible solution. 
Using PLECS and MATLAB-SIMULINK a series of simulations have been carried 
out. The modulation index and the interleaving angle have been swept and the total 
current THD (IPCC) and the RMS value of the dc-link capacitor current (IDC) have been 
observed. For a fair comparison the output current was maintained constant for all the 
modulation indices. To ensure the constant output current, the load resistance was 
changed for every modulation index. The value of the load resistance can be calculated 
as follows:  
 
PCC,2
dc
Load
p
mV
R
I
    (II.10) 
where Rload is the load resistance, Vdc is the dc-link voltage, IPCC,p is the peak value of 
the total current and m is the modulation index.  
The interleaving angle has been swept from 0 to 90o. This range was selected due to 
the fact that in the range of 90o to 180o the results are in reflection symmetry, while in 
the case of the modulation index a sweep between 0.1 and 1.15 has been made with 
steps of 0.05.  
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3.2 RMS VALUE OF THE DC-LINK CURRENT 
The variation of the rms value of the DC link current ripple is depicted by Fig. 3.2. It 
can be observed that the rms value changes in accordance with the modulation index 
and the interleaving angle. Even though the IPCC current is considered to be more or 
less constant, the reason why the RMS value of the DC link current is changing is 
because the output voltage of the converter is dependent on the modulation index, 
hence, the delivered current is constant for all the modulation indices. 
 
Fig. 3.2 RMS value of the DC link current in function of modulation index and interleaving 
angle for the case of four parallel connected VSCs 
3.3 THD VARIATION OF THE TOTAL CURRENT  
In the case of total current THD, just like for the previous case, the value depends both 
on the interleaving angle and on the modulation index. However, in this case the effect 
of the interleaving angle is more predominant. It has to be noted that the total current 
THD has multiple local minimum points. From, Fig. 3.3 it can be seen that the THD 
is decreasing with the increase of the interleaving angle. 
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Fig. 3.3 Total current THD variation based on the modulation index and on the interleaving 
angle for the case of four parallel connected VSCs 
3.4 DISCUSSION 
When looking at the total current THD, it is essential to have a harmonic content that 
satisfies the EN60001-3-12 standard, which states that the total current THD has to 
be below 5%, for a renewable application. On the other hand, from the dc-link 
capacitor point of view it is essential to maintain the voltage ripple at a minimum. 
Decreasing the stress on the dc-link capacitor can result in reduced dc-link capacitor 
value. Moreover, the lifetime of the capacitors can be increased, and hence the 
reliability of the system can be improved. 
For grid connected applications the modulation index is usually kept around 1. For 
this situation, the following conclusions can be drawn: 
• The grid side current THD has its minimum at an interleaving angle of 90°  
• The RMS value for the DC-link capacitor voltage ripple has the minimum value at 
an interleaving angle of 45°.  
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From the overall system point of view the optimal interleaving should be between 45° 
and 90°. When selecting the optimal interleaving angle the most important driving 
factor is that the produced current has to satisfy the standard. In this case it is essential 
that the THD value of the total current is below 5%. On the other hand, from capacitor 
point of view there are no such restrictions. Here the driving factor can be the lifetime 
of the capacitor.  
3.5 CONCLUSION  
This chapter analysed the effect of the carrier interleaving angle on the total current 
and the RMS value of the DC link current of 4 parallel converters. In case of parallel 
converters the amplitude of the current ripple from the DC link and the total current 
depends on the interleaving angle between the carriers of the PWM signals. Several 
simulations have been carried out, from where the trend of the current ripple vs. the 
interleaving angle for the DC link and total current was analysed. It can be concluded 
that the minimum for the total THD and DC link current ripple can be found at 
different interleaving angles. Moreover, for different modulation indices the optimal 
interleaving angle differs. The interleaved modulation schemes were illustrated 
graphically, thus the cause of the current ripples during a modulation period can be 
tracked. Depending on the hardware configuration, with an optimal interleaving angle 
the size of the DC link capacitor can be reduced, while the total current can comply 
with the standards. The concept has been validated for 4 parallel connected converters. 
Measurement results were presented for multiple interleaving angles from 0o to 90o 
with a step of 15o for an output current of 10 A, where the modulation index was 
varied between 0.15 and 1.1. For the presented cases the total current THD has 
decreased from 9.45% to 1.65% 
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This section presents a comparison between the grid current controller and the VSC 
current controller in terms of stability, advantages and disadvantages for parallel 
interleaved VSCs.  
The following paper provides a detailed technical discussion on the subject: 
 PAPER II: Comparison between grid side and inverter side current 
control for parallel interleaved grid connected converters 
This section only presents simulation results, the experimental results are shown in 
the appended publication.   
4.1 SYSTEM DESCRIPTION 
The system consists of two parallel interleaved VSCs sharing the same dc-link and 
having an interleaving angle of 180°. In order to meet the harmonic requirements of 
the BDEW standard, high order filtering has been used. The high order filtering 
consisted of an LCL filter, with a parallel trap branch. The scheme of the system is 
depicted by Fig. 4.1.  
The values of the parameters used are given in Table 4.I.  
Table 4.I System Parameters 
Parameters Value 
Rated Power 11 kVA 
Switching frequency 2.55 kHz 
DC-link voltage 650 V 
Filter inductance Ld 2.2 mH 
Grid side inductance Lg 3.6 mH 
Trap capacitor Ctrap 4.4 µF 
Damping capacitor Cdamp 2.2 µF 
Trap inductor Ltrap 232 µH 
Damping resistor Rdamp 30 Ω 
Trap branch resistance Rtrap 1 Ω 
Modulation Method DPWM1 
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Fig. 4.1 Two parallel VSCs with LCL filter and parallel trap branch connected to the Medium 
voltage grid using a step-up transformer 
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For a better understanding and for modelling purposes, the single phase simplified 
scheme of the filter is presented by Fig. 4.2. This figure contains the converter and 
grid side inductors (Ld and Lg), the parallel trap branch with the parasitic resistance of 
the filter (Ctrap, Ltrap and Rtrap), and the parallel passive RC damping branch (Cdamp, 
Rdamp). The resultant pole voltage (VPWMx,avg) is the average of the individual pole 
voltages, which is given by  
 1 2, 2
x O x O
PWMx avg
V V
V

   (IV.1) 
where Vx1O, Vx2O is the pole voltage of VSC1 and VSC2, respectively, and Vx,g is the 
grid voltage. 
VPWMx,avg
Ld Lg
Ctrap
Ltrap Cdamp
Rdamp
Rtrap
Vx,g
 
 
 
Fig. 4.2 Single phase equivalent circuit of the system with parallel trap branch and RC 
damping.  
 
4.2 CURRENT CONTROLLER DESIGN 
The scheme of the control system is depicted by Fig. 4.3. In this scheme the plant 
transfer function is represented by Gf(s), the delays are approximated by Gd(s). 
Furthermore, the controller transfer function is GPI(s),Vg is the feed forward term of 
the grid voltage, and I is the current feedback value. The current controller used for 
this analyses is the Proportional-Integral (PI) controller. Since the PI controller has a 
can achieve zero steady state error for dc values [67], the inputs and the outputs for 
the controller are obtained by using the synchronous reference frame transformations.  
The transfer function of the PI controller is represented by  
  
PI
i
p
K
G s K
s
    (IV.2) 
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where Kp is the proportional gain, while Ki is the integral gain of the controller. 
Furthermore, the delays present in the system are represented by  
   1
1.5 1d s
G s
T s


  (IV.3) 
where Ts  is (1/2)fsw. 
GPI(s) Gd(s) Gf(s)
Iref I
Vg
 
Fig. 4.3 Grid current controller including the grid voltage feed forward and delay introduced 
by the converter 
The transfer function of the plant (Gf(s)) depends on the feedback signal used. Thus 
two different feedback signals are considered: the first one is when the grid current is 
used as a feedback signal (Ix,g); and the second one is when the feedback signal is the 
converter side current i.e. Ix,1.  
 
Using the root locus theory, the parameters of the PI controller are obtained from the 
discrete time domain analysis. To obtain the discrete transfer functions, the continuous 
transfer functions were discretised using the Tustin method. For a fair comparison for 
both cases, the controllers were chosen to have a damping factor of 0.7.  The value 
for the KP is read from the root locus plot, while the value of the Ki is chosen to be the 
value of the dominant pole (closest to the origin). 
4.3 GRID CURRENT CONTROLLER 
The transfer function of the plant when the grid current (Ix,g) is used as a feedback 
signal is described by (IV.4).  
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The root loci of the control system when the grid current is used as a feedback (Fig. 
4.3) is depicted by Fig. 4.4. For the initial conditions the poles of the system are 
located inside the unity circle. However, as the gain of the system is increased, they 
have the tendency to move out of the unity circle, hence resulting in an unstable loop. 
On the other hand, for the gain which satisfies the design criteria (damping factor of 
0.7), all the poles are inside the unity circle, hence resulting in a stable operation of 
the system. Furthermore, the Bode plot of the system with and without the controller 
is also examined and it is presented by Fig. 4.5. The plot shows that the designed 
controller increased the bandwidth of the system, however the gain margin has been 
decreased. Furthermore, the Bode plot also shows that any further increase in the gain 
of the system would result in a low gain margin, which leads to an unstable system.  
The simulation results were conducted using MATLAB/Simulink and PLECS 
software environment. During the simulation study, at 0.06 s there is a step change in 
the Id reference grid current from 20% to 100%. For the grid current feedback case, 
the step was applied for the grid current from 20% to 100%, while for the other case, 
the reference change was applied for the converter current. For both of the feedback 
cases the following quantities are shown: (a) current of phase A for VSC1 and the 
same current for VSC2 (b); the circulating current between the converters (c); the sum 
of these two currents in (d); while in (e) the normalized grid current and grid voltage 
are presented. The simulation results for the grid current controller are depicted by 
Fig. 4.6. The current injected to the grid has a power factor of one, hence only active 
power is delivered to the grid, which is in accordance to the requirements.  
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Fig. 4.4 Root locus plot of the transfer function where the grid current is used as input 
4.4 VSC CURRENT CONTROLLER 
The same procedure has been repeated for the system when the input of the plant 
transfer function is the converter current. It can be noted that in this case the 
parameters are the same as in Table 4.I, the only difference is that the value of Ld is 
twice compared to the previous case. This is due to the fact that the plant seen by the 
controller contains two filter inductances connected in parallel and its resultant value 
is Ld. 
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Fig. 4.5 Bode plot of the system of the transfer function where the output is the grid current; 
without (blue line) and with (red line) controller 
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Fig. 4.6 Simulation results - Grid current feedback: for a step change from 20% to 100% 
load; (a) - phase A current VSC1; (b) - phase A current VSC2; (c) - Circulating current (Ic) 
between Phase A VSC1 and Phase A VSC2; (d) – Total Current (Ix,A); (e) – normalized grid 
current(IgA)  and voltage (VgA) 
 
The root loci of the control system presented by Fig. 4.3 when the VSC current is used 
as a feedback is depicted by Fig. 4.7.  Unlike in the previous case, the poles of the 
system always remain inside of the unity circle, regardless of the value of the gain, 
hence resulting in a stable operation of the system. Furthermore, the Bode plot of the 
system with and without the controller is also examined and it is presented by Fig. 
4.8. The plot shows that the designed controller increased the bandwidth of the system, 
however the gain margin has been decreased. Nevertheless, the gain margin of the 
system would always stay positive, which is not the case for the previous system.  
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Fig. 4.7 Root locus plot of the transfer function where the VSC current is used as input 
The simulation results, when the VSC currents are controlled are depicted by Fig. 4.9. 
Because of the existence of the C filter, the trap branch and the passive damping, in 
the case of VSC current control the power factor of the grid current will not be 1. 
Furthermore, the circulating current between the VSCs has a fundamental frequency 
component, unlike in the previous case where the grid current was controlled. This is 
due to the fact that in the case of VSC current control, the controllers will have 
different outputs because the controllers work against each other. While in the case of 
the grid current feedback, the same reference signals are applied to both of the 
converters. 
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Fig. 4.8 Bode plot of the system of the transfer function where the VSC current is used as 
input; without (blue line) and with (red line) controller 
4.5 CONCLUSION 
In this chapter the focus was on the differences between the current controllers used 
to control a high order filter interfaced grid connected converter system. It can be 
concluded that the performance of the current controllers are different even though 
the design criteria for the controller design was the same. When the same control 
signals are applied for both of the converters, the current between the VSCs is shared 
equally, if there is no difference in the system parameters. Another advantage of this 
solution is that it is enough to measure only the grid current, there is no need to 
measure the individual VSC currents. However, if there is a mismatch in the 
parameters between the VSCs, a low order circulating current will appear between the 
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Fig. 4.9 Simulation results - Converter current feedback: for a step change from 20% to 
100% load; (a) - phase A current VSC1; (b) - phase A current VSC2; (c) - Circulating current 
(Ic) between Phase A VSC1 and phase A VSC2; (d) – Total Current (Ix,A);  (e) –normalized 
grid current(IgA)  and voltage (VgA) 
VSCs, which has to be suppressed. This can only be done by introducing a circulating 
current controller. Moreover, the circulating current will require the individual VSC 
currents, hence additional sensors are needed, increasing the cost of the system.  
On the other hand, if every VSC has its own current controller, there is no need for 
the grid current sensor. Because the individual current controllers are working against 
each other and because of the parameter mismatches between the VSCs, there will be 
a low frequency circulating current, which has to be controlled. In this case there is 
no need for additional current sensors. However, because of the presence of a parallel 
trap filter and a passive damping, the correct power factor of the power injected to the 
grid can only be ensured, if there is a compensation for the reactive power 
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consumption of the trap filter and the passive damping. This can be done by either 
measuring the current which is going to the parallel connected trap filter and the 
passive damping, or by measuring the grid current. Or in a third case, by knowing the 
parameters of the trap filter and the passive damping, one can estimate the reactive 
power flowing into it and can compensate for it.  
Regarding the transient operation, it can be concluded that for the given design criteria 
(damping factor of 0.7) the grid current controller will have a slightly bigger 
bandwidth. However, the gain of the system in this case has to be carefully selected, 
because the system will become instable for a variety of gains. This problem is not 
present in the converter current feedback case, since from the root locus it can be seen 
that the poles of the system remain inside the unity circle.  
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This section presents the performance evaluation under grid voltage sags of a two 
parallel-interleaved grid-connected VSCs employing low switching frequency and 
using high order filtering. The following paper provides detailed technical discussion: 
 PAPER III: Fault Ride-Through Performance Evaluation of an Interleaved 
Grid-Connected Converter Employing Low Switching Frequency 
5.1 SYSTEM DESCRIPTION 
The parameters of the filter components along with other system parameters are 
presented in Table 5.I. The used switching frequency is 2.55 kHz. Due to the limited 
switching frequency, the bandwidth of the controller is also reduced. In this system 
the interleaving technique is used, hence the output of each converter is connected to 
3 CIs, in order to limit the circulating current between the converters. 
Table 5.I System Parameters 
Parameter Value 
Nominal Power 10kW 
Nominal Frequency 50 Hz 
Switching Frequency  2.55 kHz 
Nominal Voltage 230 Vrms 
DC link Voltage(VDC) 650V 
Differential mode inductor(Ld)  2.2 mH 
Trap capacitance (Ctrap) 4.4 µF 
Trap inductance (Ltrap) 232 µH 
Damping Capacitance (Cdamp) 2.2 µF 
Damping Resistance(Rdamp) 30 Ω 
Filter Capacitance (Cf) 2.2 µF 
Grid side inductance (Lg) 3.6 mH 
For the system presented by Fig. 5.1, there are two connection points where the grid 
voltage can be measured, depending on whether a step up transformer is used or not. 
One solution is to measure the voltage on the medium voltage side of the transformer. 
However, this solution is not preferred, since the medium voltage sensors are 
expensive. The preferred solution is to measure the voltage on the low voltage side of 
the transformer. By doing so, the voltage will be measured across the capacitor of the 
output filter, in the case when LCL filters are used. 
5 FAULT RIDE-THROUGH 
PERFORMANCE EVALUATION  
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Fig. 5.1 Schematic of the investigated converter system 
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5.2 GRID CURRENT CONTROL UNDER FAULTS 
There are different methods on how to control the VSC current injected into the grid 
[67, 68]. The most common method is to use a Proportional Integral (PI) controller in 
the synchronous reference frame. The structure of the grid current controller is 
presented by Fig. 5.2. In this case the GPI(s) is the transfer function of the PI controller, 
Gd(s) is the first order term approximation of the delays present in the control system, 
while Gf(s) is the transfer function of the plant. When a controller in a dq reference 
frame is used, there is a need for two controllers: one for controlling the d-axis, and 
one for controlling the q-axis current. Therefore, the control structure presented by 
Fig. 5.2 has to be used once for the d-axis, in this case the Iref represents the reference 
current of the d-axis (Id_ref), and Vg is the d axis component of the grid voltage. On the 
other hand, for the q-axis Iref represents the reference current of the q-axis (Iq_ref), and 
Vg is the q-axis component of the grid voltage (Vq).  
GPI(s) Gd(s) Gf(s)
Iref I
Vg
 
Fig. 5.2 Grid Current Control Structure  
It has been proven that, if the direct and quadrature axis voltage (Vd and Vq) is fed-
forward to the output of the PI controller, the transient response is enhanced during 
grid voltage transients [68]. A PLL is used to obtain the angle of the grid voltage 
which is measured at the Point of Common Coupling (PCC) [61, 69]. 
However, the voltage across the capacitor is distorted and it contains multiple 
harmonics owing mainly to the modulation technique. On the other hand, Vd and Vq 
used in the feed-forward, should only contain DC signals (50Hz becomes DC in a 
rotating reference frame), otherwise the harmonic performance of the system might 
be compromised. A filter can always be used to filter Vd and Vq and have pure DC 
signals. Nevertheless, the filter will introduce delays, which could affect the converter 
dynamics during voltage sags. In the case when no feed-forward is used or an incorrect 
value is fed-forward, during grid voltage sags the current drawn from the converter 
will increase rapidly and the converter may trip. The rapid increase in current is due 
to the low controller bandwidth as a result of low switching frequency. On the other 
hand, some of the grid standards require the converter to stay connected during grid 
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voltage sags and support the network under fault conditions. Therefore, the tripping 
of the converter in this situation should be avoided. 
5.3 FEED FORWARD FILTERING 
In this section different methods on how to filter the d and q-axis components of the 
grid voltage are presented. 
5.3.1 MAJOR FREQUENCY COMPONENTS  
The grid voltage used for the PLL is measured on the shunt branch of the LCL filter. 
However, to reduce the reactive power consumption of the LCL filter, the size of the 
shunt branch is limited. Therefore, the voltage measured across it is distorted and 
contains harmonics due to the modulation, which are superimposed on the harmonics 
from the grid. If the measured voltage is directly fed-forward to the output of the 
current controllers, this would further increase the harmonic content of the grid 
current. Therefore, there is a need for an effective filtering, which minimizes the 
harmonic content of the grid current.  
To design the filter, first the major frequency components present in the d and q axis 
components of the grid voltage have to be identified. The harmonic content of the 
measured grid voltage for the system depicted by Fig. 5.1 is presented by Fig. 5.3.  
 
Fig. 5.3 Harmonic content of the direct (a) and quadrature (b) axis component of the grid 
voltage  
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It has been determined that the major frequency components both in the Vd and Vq are 
at 300Hz and its multiples. Therefore, these frequency components should be 
eliminated from the feed forward value in order not to propagate these frequency 
components.  
5.3.2 MOVING AVERAGE FILTER 
A Moving Average Filter (MAF) is designed to filter the 300Hz and its higher order 
multiples from Vd and Vq, which are fed-forward to the controller. Thus, there is a need 
for two filters, one to filter the Vd and one to filter the Vq. The MAF filter is preferred, 
since it not only eliminates the frequency component for which it is tuned for, but it 
also effectively eliminates its higher order multiples. Therefore, the filter cut-off 
frequency is tuned to remove the 300 Hz and its upper order harmonics caused by the 
modulation. The equation of this filter [69] is represented by 
 
    
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h n n k
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

    (V.1) 
where h is the output vector of the filter, δ is the input vector of the filter, and N is the 
number of samples used for averaging. The value of N can be determined as follows: 
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where fcut is the frequency to be filtered, and Ts is the sampling period. Since the 
double update technique is used here, the value of Ts is 1/(2*fsw). 
The equation of the MAF is as follows: 
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   (V.3) 
where x represents the d and the q axis. 
The drawback of this solution is that during transient operations, such as voltage sags, 
the filter introduces a delay which will affect the transient response of the system. 
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5.3.3 ADAPTIVE MOVING AVERAGE FILTER 
In order to overcome the shortcomings of the MAF, this chapter proposes an Adaptive 
MAF (AMAF) which enhances the transient performance of the system, and in the 
same time has the same performance in steady state as the MAF.  
The purpose of this filtering is to have the steady state behaviour of the MAF and in 
the same time have fast transient response, which is crucial during faults. During 
steady state the AMAF acts as a MAF. However, when the algorithm detects that a 
fault happened, the filtering is suspended and the feed forward values are the measured 
ones without any filtering, thereby improving the influence of the feed-forward term. 
A simple algorithm is used to detect voltage sags based on previous samples and to 
adapt the feed-forward value to the new conditions, as shown by (V.4). The algorithm 
compares the actual measured value with the previously measured one, and if the 
difference between the two samples is bigger than a predefined value, the algorithm 
interprets it as a fault.  
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


  (V.4) 
To ensure a fast tracking of the Vd and Vq, the algorithm sets the feed-forward value 
to the actual Vd and Vq (without any filtering) during the voltage sag. 
The structure of the control system is presented in Fig. 5.4. The three phase voltages 
are sampled at the capacitor of the harmonic filter, and they are fed to the PLL block. 
The PLL block calculates the grid angle (θ) and the direct and quadrature components 
of the voltage (Vd and Vq).  
These values are used as inputs to the filter, which can be either a MAF or an Adaptive 
AMAF. The filtered values (Vd_filt and Vq_filt) are fed forward to the output of the 
current controller for the corresponding phase. 
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Fig. 5.4 Software structure of the three-phase converter system. 
5.4 HARMONIC PERFORMANCE 
For the MAF and AMAF cases the dominant harmonic components are reduced 
significantly compared to the non-filtered case. In order to quantify the effectiveness 
of the MAF, the THD levels of the currents have been compared. In the case when 
there was no filtering applied, the THD value of the current was ~5%, while in the 
case when the MAF was applied, the current THD decreased to ~3%. The same THD 
value (~3%) was also obtained for the AMAF case. Furthermore, on Fig. 5.5 the Fast 
Fourier Transform (FFT) of the grid currents during steady state operation are shown, 
for all the 3 above mentioned cases. For the MAF and AMAF cases the dominant 
harmonic components are reduced significantly compared to the non-filtered case. As 
mentioned before, the AMAF filter works as the MAF during steady-state operations, 
as it is also visible from Fig. 5.5.  
5.5 PERFORMANCE DURING VOLTAGE SAGS 
Voltages (Vd and Vq) and currents (Id and Iq) were obtained and are depicted by Fig. 
5.7 and Fig. 5.6, respectively. 
5.5.1 TRANSIENT OPERATION 
During the fault, when there is no filtering applied on the Vd and Vq, the grid current 
starts to oscillate. This phenomenon is also visible from the direct and quadrature axis 
current plots (Fig. 5.6, blue lines). However, in the case of the MAF, the current 
oscillation is removed, but the overshoot of the currents is higher. From Fig. 5.6 (red 
lines) it is visible that the overshoot of the Id is higher than in the non-filtered case. 
Moreover, the transient response is also slower. As for the Iq, the oscillation is also 
removed from this current, but the overshoot is much smaller compared to the non-
filtered one. During transient the same performance is observable as in the case where 
no filtering has been used, while in steady state the current THD is the same as in the 
case of the MAF. The Vd and Vq of the capacitor voltage are shown on Fig. 5.7. The 
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voltage on the capacitor behaves similarly as the current, presented previously. 
However, it has to be noted that these are the measured voltage values and not the 
ones which are used for the feed forward. 
 
Fig. 5.5 Experimental measurements for the FFT of the grid current for the 3 investigated 
cases (with no filtering, MAF and AMAF) 
5.6 CONCLUSION 
An MAF is used in order to eliminate the harmonics from the grid current, which are 
caused by modulation and by the feed-forward of the grid voltages. These can also 
contain harmonics. Improving the harmonic performance can done by filtering the Vd 
and Vq values which are used for the feed-forward part of the current controllers. The 
shortcoming of this method is that during transients the response of the control system 
will be increased along with the current overshoot. 
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Fig. 5.6 Experimental measurements for Id(top) and Iq(bottom) currents for the 3 different 
cases; Blue—no filter; Red—MAF; Orange—AMAF 
To overcome this limitation the chapter proposed an AMAF, which has the same 
performance as the MAF during steady state operation, but during transient the 
filtering is suspended and a faster response can be achieved (compared to the MAF). 
Moreover, the overshoot is also decreased, hence the proposed method helps the 
control system during transients to be able to remain connected.  
An FFT analysis of the grid current has also been presented for the 3 cases, where the 
individual harmonics are presented up until 1 kHz. It is visible from the graph that the 
dominant frequency components in the grid current are decreased significantly in the 
case when either of the filtering has been applied.  
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Fig. 5.7 Experimental measurements for Vd(top) and Vq(bottom) parts of the capacitor 
voltages; Blue—no filter; Red—MAF; Orange—AMAF 
An experimental setup consisting of two parallel interleaved converters has been built, 
and the methods were tested on this system. The experimental results reflect the 
performance of the filtering method, both in steady state and during transient 
operations. 
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This section presents the control of the fundamental frequency circulating current for 
two and four parallel interleaved VSCs. The following papers provide detailed 
technical discussion: 
 
 PAPER IV: Circulating Current Controller for Parallel Interleaved 
converters using PR Controllers  
 PAPER V: Circulating Current Control for Parallel Interleaved VSCs 
Connected in Whiffletree Configuration 
 PAPER VI: Design and Performance evaluation of a PR Based 
Circulating Current Controller For Parallel Interleaved VSCs 
This section only presents simulation results, the experimental results are shown in 
the appended publications.   
6.1 CIRCULATING CURRENT IN PARALLEL INTERLEAVED VSCS 
In parallel VSC systems, a fundamental frequency circulating current exists between 
the VSCs, due to the hardware and the control asymmetries. Furthermore, if these 
VSCs are interleaved, a circulating current will appear between the VSCs, having a 
switching frequency component. This component is superimposed on the fundamental 
frequency circulating current. This section presents the formation and modelling of 
these two circulating currents. 
6.1.1 SWITCHING FREQUENCY CIRCULATING CURRENT 
The configuration of the CI is presented in Fig. 6.1, where Rx1 and Rx2 represent the 
winding resistances of the same two phases (x= [A, B, C]). Due to interleaving, there 
will be instances when the upper switch of VSC1, for phase x, will be clamped to the 
positive dc-link terminal, and at the same time the bottom switch of VSC2 of the same 
phase, will be connected to the negative dc link terminal. Therefore, the positive and 
negative terminals of the dc-link will be short circuited through the CI. Hence, the 
purpose of the CI is to offer a high impedance path for this current.  
When there are no mismatches the VSC leg current can be modelled as follows [42]: 
 
,1 , ,
,2 , ,
x x cm x c
x x cm x c
I I I
I I I
 
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  (VI.1) 
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where Ix,1 and Ix,2 are the currents measured at the output of VSC1 and VSC2, 
respectively, and they are termed as VSC leg currents. Ix,cm represents the common 
current component for phase x of the VSC leg currents and Ix,c is the circulating 
current. Furthermore, from (VI.1) the total current (Ix) is expressed as 
 
,cm2x xI I   (VI.2) 
and the circulating current can be expressed from (VI.1) as 
 ,1 ,2
, 2
x x
x c
I I
I

   (VI.3) 
IX,1
IX,2
IX
Coupled 
inductor
IX,c
RX,1
RX,2  
Fig. 6.1 Model of the Coupled Inductor including the parasitic resistances schematic for 
phase x, where x represents [A,B,C] 
However, if there is a mismatch between the fundamental components of the VSC leg 
currents (Ix,1, Ix,2), it will generate a low frequency (50 Hz) current to flow between 
the two VSCs. This current will result in a low frequency magnetic flux, which will 
be superimposed on the flux generated by the interleaving. The fundamental 
component of the flux (BF) can be expressed as: 
 
1
2
B Vdt
NAc
     (VI.4) 
where 
    1, 1 ,1 2, 2 ,2x o x x x o x xV V R I V R I       (VI.5) 
where B is the magnetic flux in the CI, Ac is the cross section area of the core of the 
CI, and N is the number of turns. Vx1,o and Vx2,o are the switch output voltages of VSC1 
and VSC2, respectively, and it can be decomposed into the fundamental frequency 
component and all the other harmonic frequency components.  
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6.2 CIRCULATING CURRENT CONTROLLER  
The circulating current component of all three phases may have different magnitudes. 
Therefore, the fundamental component of the circulating current can be controlled by 
transforming the circulating current component of all three phases into synchronously 
rotating reference frames. However, two separate reference frames are required, one 
for the positive sequence component of the circulating current, and another for the 
negative sequence component one. To control these components PI controllers can be 
used. However, this increases the complexity of the control structure. 
The fundamental component of the circulating current can also be controlled in αβ 
stationary reference frame. On the other hand, the implementation of the circulating 
current controller in abc reference frame is straightforward, since the control variables 
are already in the mentioned frame. The benefits of the PR controller is widely 
presented in the literature [67, 70]. Among its benefits are the high gain at the 
resonance frequency, and its ability to control the positive and negative sequence 
currents simultaneously.  
6.2.1 CONTROLLER DESIGN  
For the system depicted by Fig. 6.1, the impedance in the path of the circulating 
current is an RL circuit. The parasitic resistance (Rx) and the inductance of the CI (LCI) 
form an RL circuit, which determines the dynamics of the circulating current filtering. 
Therefore, the transfer function of the circulating current may be expressed as follows: 
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(s) (s)
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xx o x o
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
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  (VI.6) 
where Rx is the sum of the Rx,1 and Rx,2, and LCI is the inductance of the CI. 
To control the current in an RL circuit in [71]  the authors use the technical optimum 
criteria in order to obtain the values of the Kp and Ki for PI controllers. In this paper 
however, PR controllers are used to control the fundamental component of the 
circulating current. It has been proved in [67] that the parameter values of the 
controller are not changed when the controller is transformed into different reference 
frames. Thus, the Kp and Ki values obtained by this method can be effectively used 
for the PR controller as well. The method on how to calculate the controller gains are 
presented in the appended publications.  
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6.2.2 CIRCULATING CURRENT CONTROL BETWEEN TWO VSCS 
6.2.2.1 System description 
On Fig. 6.2 a grid connected system is presented with two parallel interleaved VSCs. 
Since in high power VSCs the switching frequency is limited to a few kHz, in order 
to ensure that the quality of the delivered power satisfies the standards, high filtering 
is required. This can be achieved by using large inductors, however in this case the 
transient performance of the system is compromised. Another solution is to use high 
order filtering, which will offer better transient performance, however, the number of 
the components used is increased . In this case the high order filtering consists of an 
LCL filter, with a parallel trap branch (Ctrap, Ltrap). The first L of the LCL filter is the 
differential mode inductor (Ld), and the C is the filter capacitance Cfilt. The leakage 
inductance of the transformer is used as the second L filter (Lg) for the LCL filter. 
Furthermore, to damp the resonance between the LC filter, a parallel RC branch is 
used, where Cdamp is the damping capacitor, while Rdamp is the damping resistance. As 
the carrier interleaving effectively suppresses the first carrier frequency component 
from the total current (Ix), the trap filter is tuned to resonate at twice the carrier 
frequency, hence eliminating the second order carrier frequency components from the 
grid current (Ix,g).  
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Fig. 6.2 Topology of two grid connected VSCs connected in parallel using coupled inductors 
as circulating current filters 
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In the simulation study, a 2.2 MVA system has been used, while for the experimental 
validation a 11 KVA system has been built. The parameters of both of these systems 
are presented in Table 6.I.  
Table 6.I SIMULATION AND EXPERIMENTAL PARAMETERS 
Parameter Simulation Experiment
Nominal Power 2.2 MVA 11KVA 
Fundamental Frequency 50 Hz 50 Hz 
Switching Frequency  2.55 kHz 2.55 KHz 
Nominal Voltage (l-l) 690 V 400 V 
DC link Voltage (VDC) 1100 V 650 V 
Diff. mode inductor (Ld)  13.76 µH 2.2 mH 
Trap capacitance (Ctrap) 294 µF 4.4 µF 
Trap inductance (Ltrap) 3.3 µH 232 µH 
Damp. Capacitance (Cdamp) 136 µF 2.2 µF 
Damping Resistance(Rdamp) 0.65 Ω 30 Ω 
Filter Capacitance (Cf) 136 µF 2.2 µF 
Grid side inductance (Lg) 48.16 µH 3.6 mH 
Inductance of the CI (LCI) 26.4 mH 51 mH 
 
The performance of the circulating current controller has been analysed and simulated 
using a 2.2 MVA wind turbine system, consisting of 2 parallel interleaved VSCs. The 
main system parameters are given in Table 6.I.  
A parasitic resistance mismatch has been introduced between the corresponding 
phases of the CI to test the performance of the designed controller. For all three phases 
the mismatch is different and it is based on the resistance of the CI (Rx), which has a 
nominal value of 6.6mΩ. It has to be mentioned that these resistance values are 
exaggerated on purpose, as the focus of this paper is to evaluate the performance of 
the proposed circulating current controller. These mismatches are as follows:  
 RA1=2RA2 
 RB2=3RB1 
 RC1=RC2 
The circulating current and the magnetic flux for all three phases, when no circulating 
current controller is used, are presented in Fig. 6.3. The circulating currents for all 
three phases are shown in Fig. 6.3 (b). The circulating current comprises both the 
fundamental frequency component and the switching frequency component. The 
fundamental frequency component is present due to the resistance mismatch between 
the parallel legs of the given phases. In the phase without any mismatch (phase C), 
the circulating current has a fundamental component of 1.25 A. However, when the 
mismatch is introduced, the fundamental value of the circulating current is increased 
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significantly and it reaches a value of 72 A for phase A, while for phase B it has a 
value of 122 A. 
 
Fig. 6.3 Simulation results for the system with two parallel VSCs, without circulating current 
controller, Left column: magnetic flux produced by the current of phase A, B and C of VSC1 
and VSC2, respectively; Right column: Circulating current of phase A, B and C 
The magnetic flux in the CI, which is depicted on the left side of Fig. 6.3 and which 
is produced by the circulating current, reaches the level of ~2.1 T, and contains the 
fundamental component of 0.75 T for phase B. As it can be observed from the graph, 
the magnitude of the flux depends on the magnitude of the circulating current. 
Furthermore, for phase C the circulating current does not contain the fundamental 
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component, and the maximum flux in the CI is only 1.3 T, since there is no resistance 
mismatch between the same two phases (phase C1 and phase C2) 
6.2.2.2 Control Law 
The structure of the circulating current controller is depicted by Fig. 6.4. The output 
of the PR based circulating current controller (Vx_circ ) is divided by two and it is added 
to the voltage synthetized by the grid current controller to form the reference voltage 
waveform for VSC1 (Vx,1_ref_mod), whereas the reference voltage waveform for VSC2 
(Vx,2_ref_mod) is obtained by subtracting the half of the voltage synthesized by the 
circulating current controller (Vx_circ/2), as given in: 
 
_
,1_ _ mod _
_
,2 _ _ mod _
2
2
x circ
x ref x ref
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Fig. 6.4 Structure of the circulating current controller 
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Fig. 6.5 Simulation results for the system with two parallel VSCs with circulating current 
controller, Left column: magnetic flux produced by the current of phase A, B and C of VSC1 
and VSC2, respectively; Right column: Circulating current of phase A, B and C  
On the other hand, when the circulating current controller for each phase has been 
enabled (shown in Fig. 6.5), the values of the circulating currents are reduced. The 
fundamental component of the circulating current for phase A has been reduced to 23 
A from 121 A, while for phase B it has been reduced to 12 A from 72 A. Accordingly, 
the fluxes in the CIs are also reduced to their nominal values (1.3 T). In this case the 
fundamental flux component is reduced to ~0.06 T from a maximum of 0.75 T for all 
the phases. 
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6.2.3 CIRCULATING CURRENT CONTROL BETWEEN FOUR VSCS 
To meet the high power requirements several VSCs can be connected in parallel. In 
this case the effect of the carrier interleaving in parallel connected VSCs can be further 
improved. If four VSCs are connected in parallel, with an interleaving angle of 90°, 
the first, second and third order carrier frequency components will be cancelled from 
the total current. This leads to further reduction in the filtering. Just like in the case of 
two parallel interleaved VSCs, CIs are used to suppress the circulating current 
between the VSCs. In order to achieve symmetrical magnetic structure, the CIs are 
connected in a whiffletree configuration, as shown in Fig. 6.6. The CIs in Converter 
Group 1 (CG1) and CG2 experience switching frequency excitations, while the CI in 
CG12 experiences twice the switching frequency excitation. The four VSCs can be 
separated into two groups, CG1 (VSC1 and VSC3) and CG2 (VSC2 and VSC4). The 
interleaving angle between the two VSCs in a CG is set to 180° and the VSC leg 
currents are sampled at the top and bottom update of the carrier signal. As a result the 
switching frequency component in the sampled circulating current can be naturally 
eliminated [47]. Assuming ideal current sharing between the VSCs, the fundamental 
frequency component of the flux is zero in the CI. Consequently, CI can be designed 
for the high frequency flux excitation, therefore smaller size of the CI can be achieved. 
In practice however, equal current sharing is difficult to achieve because of unequal 
impedances between the parallel paths, dead-time, mismatches in the manufacturing, 
contact resistances, different turn on and turn off times of the VSCs etc. The unequal 
current sharing causes the flow of the fundamental frequency circulating current. 
Furthermore, due to the configuration of the CIs the following circulating currents 
exist: 
 Circulating current between VSC1 and VSC3, with switching and 
fundamental frequency component  
 Circulating current between VSC2 and VSC4, with switching and 
fundamental frequency component  
 Circulating current between CG1 and CG3, with twice the switching and 
fundamental frequency component  
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Fig. 6.6 Schematic of the system, with 4 converters in parallel with CIs connected in 
whiffletree configuration  
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6.2.3.1 System description 
A CI is inserted between the parallel legs of the VSCs within each group, and it offers 
the inductance of LCI to the circulating current. Because of the interleaving angle of 
180° between the CGs, additional circulating current will flow between the CGs. 
Hence, another CI (LCI,12) is inserted between CG1 and CG2 for each phase, thus 
forming the whiffletree configuration. 
Both the simulation and the experimental studies have been carried out on a resistive 
load with a modulation index of 1, resulting in nominal loading of the VSCs and the 
CIs. Resistance mismatches have been introduced in order to mimic the parameter 
variations previously presented. In this study three mismatches have been introduced 
with the following values: 
 In CG2 between for phase V with a value of 2 Ω; 
 Between the two CGs phase V with a value of 1.2Ω. 
 
Table 6.II System Parameters 
Parameter Value 
Rated Power 11kVA 
Fundamental Frequency 50 Hz 
No. of VSCs 4 
Interleaving angle 90° 
Switching Frequency  1.95 kHz 
Diff. mode inductor (Ld) 2.3 mH 
Inductance of the CI between 2 
VSCs(LCI) 
75 mH 
Inductance of the CI between 2 
CGs(LCI,12) 
50 mH 
Fundamental frequency 50Hz 
Fundamental current (ITX) 20 A (peak) 
dc-link voltage 650V 
Rload 16.4Ω 
Modulation method SVM 
Modulation index 1 
 
The circulating current between the two VSCs has two major frequency components: 
a high frequency and a fundamental frequency one. In this case the high frequency 
one is at the switching frequency, while the fundamental frequency one is due to the 
introduced additional resistance. These circulating currents produce magnetic flux in 
the CI, which also has the two above mentioned frequency components. Fig. 6.7 
presents the three circulating currents and the produced flux in the CIs, when no 
circulating current controller is used. Both the circulating currents and the magnetic 
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flux contain switching frequency and fundamental frequency components. The flux 
density in the CI should not exceed the saturation flux density of the CI. The 
fundamental component of the circulating current between VSC1 and VSC3 is ~0.32 
A. The fundamental component in the flux produced by these currents is 0.19 T. On 
the other hand, the fundamental component of the circulating current between CG1 
and CG2 is 1.89 A, while the corresponding flux in the CI is 1.25T.  
 
 
Fig. 6.7 Simulation results for the system with four parallel VSCs showing the magnetic flux 
in the CI and circulating currents, when no circulating controller is used; a) Magnetic flux in 
the CI between VSC1 and VSC3; b) Magnetic flux in the CI between VSC2 and VSC4; c) 
Magnetic flux in the CI between CG1 and CG2; d) Circulating current between VSC1 and 
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VSC3; e) Circulating current between VSC2 and VSC4; d) Circulating current between CG1 
and CG2; 
6.2.3.2 Sampling of the circulating current 
The carriers of the 4 VSCs are presented by Fig. 6.8, which shows that the top and 
bottom updates (TU and BU, respectively) occur at the same time for the VSCs whose 
carriers are interleaved by 180°. However, due to the interleaving and the 
asymmetrical regular sampled method, the control algorithm is run at every 90°, so 
four times during a switching period. 
TU1 TU2 TU3 TU4 TU1 TU2 TU3 TU4
BU3 BU4 BU3 BU4 BU1 BU2 BU3 BU4
CarrierVSC1 CarrierVSC2 CarrierVSC3 CarrierVSC4
tM
ag
ni
tu
de
 (
p.
u.
)
 
Fig. 6.8 Carriers, top and buttom updated of the four interlead VSCs 
If the circulating current controllers in the CGs are run and sampled four times per a 
switching cycle, it means that the sampled current will contain carrier frequency 
components and not just the fundamental one. The filtering of these sampled values 
can be a solution, however, the filtering would introduce significant delays in the 
signal and further complicate the control structure. Another, simpler solution is to use 
accurate sampling frequency. The circulating currents for the CGs are sampled at the 
TU and BU of the corresponding VSCs, and the sampled value will only have the 
fundamental component. i.e. TU1 and BU1 for CG1 and TU2 and BU2 for CG2.   
The major frequency component of the circulating currents between the CGs is at 
twice the carrier frequency. To avoid this frequency component in the sampled values, 
the circulating currents between the CGs have to be sampled at each TU and BU, 
meaning four times during a carrier cycle. 
6.2.3.3 Control law 
The modulating signals fed to the VSCs are calculated based on the following 
information: 
 Output of the total current controller;  
 Output of the circulating current controller for the corresponding VSCs; 
 Output of the circulating current controller between the CGs. 
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Between two VSCs, the output of the circulating current controller is divided by two 
and it is added to one of the VSCs, and it is subtracted from the other one in the same 
group. Similarly, the output of the circulating current controller between the CGs is 
divided by two and added to one of the CGs, and it is subtracted from the other CG as 
follows: 
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2 2
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  (VI.8) 
where M is the output of the total current controller, PRCG1_out and PRCG2_out represent 
the output of the circulating current controller for the corresponding phase for CG1 
and CG2, respectively, while PRCG12_out is the output of the circulating current 
controller between CG1 and CG2. 
If the circulating current controllers are activated, the fundamental frequency 
component of the circulating current and inherently the flux in the CIs are reduced, as 
depicted by Fig. 6.9. The fundamental components of the circulating currents in CG1 
and in CG2 have been reduced to ~0 A, inherently the fundamental component of the 
flux in the CIs is also reduced to ~0 A. Similarly, the fundamental component of the 
circulating current between the CG groups has also been reduced to ~0 A. 
6.3 CONCLUSION 
A simple control scheme for elimination of the fundamental frequency circulating 
current for the parallel interleaved VSCs was presented in this chapter. Separate PR 
controllers are used for all three phases and the design methodology for obtaining the 
gains of the PR controllers is also discussed. The proposed controller was able to 
effectively eliminate the fundamental frequency component from the circulating 
current. As a result, saturation free operation of the CI can be achieved without 
oversizing.  
The effectiveness of the circulating current controller when two VSCs are connected 
in parallel has been demonstrated in the simulation study, where the fundamental 
component of the flux in the CI has been reduced from 0.75 T to 0.06 T. Furthermore, 
various experiments were performed for different mismatch levels in different phases. 
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It was shown that without a circulating current controller, the fundamental frequency 
component was present in the circulating current, which could saturate the CI (e.g. 1.5 
A for phase B). However, by using the proposed controller, the magnitude of the 
fundamental frequency component was reduced to 0.26 A, thus minimizing the risk 
of saturating the CI. 
 
 
Fig. 6.9 Simulation results for the system with four parallel VSCs showing the circulating 
currents and magnetic flux in the CI, when circulating controller is employed; a) Magnetic 
flux in the CI between VSC1 and VSC3; b) Magnetic flux in the CI between VSC2 and VSC4; c) 
Magnetic flux in the CI between CG1 and CG2; d) Circulating current between VSC1 and 
VSC3; e) Circulating current between VSC2 and VSC4; d) Circulating current between CG1 
and CG2; 
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The control system also works effectively when more VSCs are connected in parallel, 
forming a whiffletree configuration. The proposed controller effectively eliminates 
the fundamental frequency component in the circulating current that flows between 
the VSCs and between the CGs. The experiment was performed by introducing 
mismatch in the parallel VSC system. In the case when no controller is used for the 
circulating current, the fundamental frequency component in the circulating current 
between the VSCs is 0.41 A, and between the CGs is 1.35 A. Using the proposed 
controller, the fundamental component of the circulating current between the VSCs is 
reduced to 0.1 A, and similarly, the fundamental component of the circulating current 
between the CGs is also eliminated to 0.37 A.  
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This section presents the development of the control system which has been used to 
validate experimentally the findings of the thesis. 
The following appended publication is provides detailed technical discussion on the 
topic. 
 PAPER VII : Development of a test platform for controlling parallel 
converters 
A.1. DESIGN CRITERIA 
The purpose of this chapter is to introduce the cheap Digital Signal Processor (DSP) 
based test platform, which can work with any arbitrary interleaving angle for n 
converters in parallel. In the design process several design criteria were set, such as:  
 Compared to the existing solutions, to be cheaper and easily implementable 
 It has to be a universal interface for any type of converter (where the input 
signals to the converter are only the gate signals) 
 It has to be modular (work with a flexible number of converters) 
 It has to be safe (overvoltage and overcurrent protection, shoot though 
protection) 
 The modules between each other have galvanic isolation 
 Adjustable power level: the same hardware should be compatible to control 
different values of current 
A.2. CONTROL STRUCTURE 
The flowchart of a typical control run in the DSP is depicted by Fig.A. 1. This control 
scheme is executed at every PWM interrupt (top and bottom). When a DSP has to 
control n converters which are not interleaved, it is enough if there are only two PWM 
interrupts (top and bottom). The reason for this is that every converter has to run its 
sampling at the same time.   
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Fig.A. 1 Flowchart of a typical control run in a DSP’ 
The real-time control is achieved if the interrupt is executed until the next interrupt 
occurs. Therefore, the time allocated to run the control algorithm is half of the 
switching period, when double update is used. If interleaving between the PWM 
carriers is used, then each converter has to have its own PWM interrupts and the time 
allocated for the control algorithm (Tc) is dependent on the interleaving angle and the 
number of converters. This can be calculated by:  
 sc
T
T


   (VI.9) 
where, θ is the interleaving angle in rad, Ts is the sampling time, π corresponds to the 
maximum interleaving angle when double update technique is used. In the present 
case the interleaving angle (θ) refers to the angle between two PWM carrier signals.  
Eq. (VI.9) shows that the time allocated for the control algorithm to be executed is 0, 
when the interleaving angle is 0, and it is Ts for an interleaving angle of π. In this case 
the flowchart presented in Fig.A. 1 is no longer usable, since there will be interleaving 
angles for which the processor will not be able to run the control algorithm in real-
time. 
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To be able to use the parallel connected converters at any arbitrary interleaving angle, 
multiple interrupts have to be used and the control algorithm has to run outside of the 
interrupts.  
Regarding the hardware implementation, in order to meet the criteria mentioned in the 
introduction, the authors propose that there should be two types of boards: one 
main/central board, where the control algorithm for the n converters will be run, and 
n other boards which will act as an interface between the controller board and the 
converters. A star topology, as presented in Fig.A. 2 is used. The number of the 
converters which can be controlled by the controller board depends on the 
performance and specifications of the DSP used. The controller board and the 
interface boards are connected through optical fibers in order to ensure the galvanic 
isolation between the modules.  
Controller board
Interface 
board 1
Interface 
board 2
Interface 
board 3
Interface 
board 4
 
Fig.A. 2 Star topology showing 4 converters connected in parallel 
In case the number of connected converters has to be higher than the maximum 
number which is allowed by the DSP, two or more controller boards can be used as 
shown on Fig.A. 3. The controller boards have to have only one common signal on 
which they can synchronize their PWM modules. According to this the number of 
parallel connected converters can be easily extended to any arbitrary number of 
converters just by adding controller boards to the existing ones and synchronizing 
their PWM modules.  
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Fig.A. 3 Star topology with two controller boards 
A.3. THE CONTROLLER BOARD  
The controller board has the duty of emulating a distributed control strategy and to 
control the currents/voltages of the converters. To do so it has to measure the 
currents/voltages of the converters and has to provide the PWM signals for the 
switches. Moreover, the DSP has to have enough processing power to be able to run 
the control for n number of converters, and has to have enough PWM modules to 
provide the necessary gate pulses.  
 
Fig.A. 4 Internal structure of the DSP 
Usually the currents and voltages are sampled at the top and bottom update of the 
PWM carriers, which are triggered by the PWM interrupts. In this interrupt a start 
conversion message is sent to the interface board.  
The internal structure of the DSP for 4 parallel connected converters is depicted by 
Fig.A. 4. Since the purpose is to emulate a grid converter with distributed control, 
each converter works as a separate unit, and they only receive the references and the 
grid angle from the master.   
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A.4. INTERFACE BOARD  
This board makes the interfacing between the controller board and the converter. 
Furthermore this board is responsible for the overvoltage (OVV) and overcurrent 
(OVC) protections. The structure of the interface board is presented on Fig.A. 5. 
 
Fig.A. 5 The structure of the Interface Board 
 
Fig.A. 6 Picture of the Interface Board 
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Fig.A. 7 Picture of the controller board 
 
Fig.A. 8 Picture of the experimental setup 
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On Fig.A. 6 the picture of the FPGA based interface card is shown, while Fig.A. 7 
shows the controller card. The picture of the experimental setup consisting of four 
parallel interleaved VSCs is shown by Fig.A. 8. 
A.5. CONCLUSION 
This chapter proposed a cheap and safe hardware and software solution for controlling 
interleaved parallel converters. With the designed hardware n number of parallel 
converters can be controlled, by using only PWM synchronization signal between the 
controller boards. The proposed solution offers safe dead time generation and 
protections against over-voltages and over-currents, making the hardware more 
attractive to test different control methods, since the hardware is protected against 
these.  The system is capable of working for different switching frequencies, different 
interleaving angles and an arbitrary number of converters from one to four. 
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Abstract  A typical application for parallel connected 
converters is in multi megawatt wind turbine systems. 
Manipulating the interleaving angle between the Pulse Width 
Modulated (PWM) carrier waves of each converter can result 
in reduced grid and DC link current ripple, thus the passive 
components from the DC link and grid filter can be 
minimized. In previous studies the optimization of the 
interleaving angle for either the grid current Total Harmonic 
Distortion (THD) or the DC link current ripple has been 
made. In this study a compromise is made in order to 
maintain a THD of the grid current in a level that complies 
with the standards, while in the DC link the current ripple is 
reduced. The dependency of the grid current THD and the 
DC link current ripple on the interleaving angle were 
determined by simulations. The results were also validated 
on a hardware setup.   
Keywords parallel converters, optimal interleaving angle,
renewable energy  
I. INTRODUCTION 
The penetration of the renewable energy in the electrical
energy generation has seen a huge increase in the last 
decade. Wind turbines have the highest installed capacity 
within the last years. In order to meet the ever increasing 
grid standards, these wind turbines use full converters to 
process the power which is injected into the grid [1]. The 
use of Voltage Source Converters (VSC) is an accepted 
method to process the injected power into the grid. 
Moreover, the switching frequency of these converters is
also limited, due to the high power [2].
The generators used in these systems are typically low 
voltage generators (690 V). To be able to achieve MW 
range powers, these converter modules are often paralleled 
[3],[4]. Besides sharing the load, the parallel converters 
have also other advantages[5]. First of all, due to the 
modular design, it is easy to modify the power rating of a
converter by inserting or removing converter modules.
Moreover, this topology allows a flexible number of 
converters; therefore the reliability of the whole converter 
system is increased. In case of failure of a converter 
module this can be easily disconnected and the other 
converters can remain in operation, but reducing the 
overall power rating [6]. Another advantage is that when 
the produced instantaneous power is below a certain level,
not all converters need to be connected; therefore the 
lifetime of the whole system can be increased and the 
losses may be reduced [7]. Besides its advantages the 
paralleled converters also have their disadvantages, such 
as: due to the increased number of converters the overall 
system cost is higher compared to the case of a single 
converters. There is a requirement that all the carriers of 
the converter have to be synchronized, otherwise, 
circulating currents can appear between the modules, 
which lead to increase in the semiconductor losses and can 
saturate the filter inductors. 
Previous studies showed that the grid codes can be met, 
even with reduced impedance of the output filter, by 
optimizing the interleaving angle between the Pulse Width 
Modulated (PWM) carrier waves [5]. The interleaving 
angle refers to the phase shift between the carriers of each 
converter module. When carrier interleaving is applied to 
a parallel converter system, it affects both the AC and DC 
side of the converter [8],[9].
Furthermore, if carrier interleaving is used, a high 
frequency circulating current will appear between the 
modules of the converters. The circulating current occurs 
because of the opposite zero vector generation, caused by 
the modulation and the interleaving. To suppress this high 
frequency circulating current an additional Common Mode 
(CM) impedance is required[5]. 
3
3
3
3
LOAD
L
3
CDC
L
L
L
VSC 1
VSC 3
VSC 2
VSC 4
IPCC
PCC
I1
I2
I3
I4
IDC
Fig. 1 Topology of parallel converters containing the DC link, the 
three-phase full bridges, the common and differential mode filters and 
the connection to the grid. 
The wind turbine converter has two converters 
connected in a back-to-back configuration. One side of the 
converter is connected to the grid, another side is 
connected to the generator. Typically, to be able to push 
energy to the grid, the DC link voltage level is kept 
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constant. The grid side converter is operated with a 
modulation index of around 1. On the other hand, the 
modulation index of the generator side converter depends 
on the power coming from the wind, thus having a huge 
fluctuation. 
The topology of 4 parallel connected converters is 
depicted by Fig. 1. In this topology the VSCs are sharing 
the same DC link. For filtering purposes at the output of 
each converter a single phase inductor is connected. The 
single phase inductor offers both differential and common 
mode filtering. The differential mode filter is used to 
reduce the harmonic components of the differential mode 
current caused by the modulation, while the common mode 
filter is used to suppress the circulating current between 
the modules, which appears due to interleaving [10]. 
 Several other methods exist for suppressing the 
circulating current. The first method is to use a three phase 
differential mode inductor and a three phase common 
mode inductor at the output of each converter [5] [11].
Another method is to use coupled inductors (CI) between 
the corresponding phases of every converter [ref].  
However, by using the CI the modularity of the system is 
compromised, since the CI is only effective if both of the 
converters are operated with the same power. In the case 
of the CM the modularity can be maintained because the 
filtering does not depend on the other converter. In this 
article, since the modularity is a driving factor the solution 
with the CM is used.
In this paper the authors, investigate the effect of the 
modulation index and the interleaving angle on the total 
current Total Harmonic Distortion (THD) and on the Root 
Mean Square (RMS) value of the DC link current. 
Moreover, a graphical explanation is presented for 
different interleaving angles, which will explain the 
findings of the study.  
 A simulation model has been created for a converter 
system with 4 modules in parallel. To validate the 
simulation results, an experimental setup has been 
implemented, having the same parameters as the 
simulation one. 
II. INTERLEAVED MODULATION OF THE PARALLEL 
CONVERTERS
A. System Description 
For the simulation study a 6.9kVA converter with 4 
parallel modules sharing the same DC link was considered 
(Fig. 1). To avoid additional harmonics the DC power was 
supplied by a DC power source. Three single phase 
inductors (L) have been used as an output filter for each of 
the converter modules. The use of single phase inductors 
is justified, because it offers both common mode and 
differential mode filtering. As mentioned previously, the 
common mode inductance is required to limit the 
circulating current, while the differential mode inductance 
is used for shaping the current flowing out from the 
converter. The value of the inductors was considered to be 
7.1%. The value can be calculated as follows:  
7.1
100
2
ph
ph fund
V
L H
I f
  (1) 
where, Vph is the RMS value of the phase voltage and Iph is 
the RMS value of the individual converter
ffund is the fundamental frequency, in this case 50 Hz. The 
inductance value is specified in percentage, in this way the 
analysis can be applied for different power levels by using 
the same inductance value in percentage. 
In the study the authors would like to evaluate the effect 
of the interleaving for the full modulation range, thus the 
converters are connected to a load resistor. Another 
method would be to connect the converter to the grid, but 
if the modulation index has to be varied from 0.1 to 1.15 
then the DC link voltage has to be changed. For very small 
modulation indices it may happen that the DC link voltage 
would be too high and it would not be a feasible solution.   
B. Carrier interleaving 
The interleaving angle ( ) refers to the shift between the 
carriers and its maximum can be calculated as: 
2 rad
n
  (2) 
where, n refers to the number of paralleled converters.  
Fig. 2 Interleaved carriers for 4 converters
Fig. 2 shows the phase shifted PWM carriers for the case 
of 4 converters.  
When the carrier of each converter is in phase the 
harmonics caused by the modulation are also going to be 
in phase, thus at the PCC the amplitude of these harmonics 
will be n times larger. 
The interleaving of the carrier signals helps to eliminate 
certain harmonics from the resultant current. This depends 
on the number of modules and on the interleaving angle 
[12]. On the other hand, due to interleaving the current 
drawn from the DC link will occur at different time 
intervals. Because the stress on the DC link capacitor is 
dependent on the current drawn from it, using interleaving 
this stress can be reduced.   
C. Modulation of the interleaved parallel converter 
There are different modulation strategies used in 
parallel converters such as Space Vector Modulation 
(SVM), Sine PWM, and several Discontinuous PWM 
methods (DPWM) [8, 10],[13, 14]. In this study for 
modulation the SVM technique will be used. 
By using SVM 6 active (v100 v101) and 2 zero vectors 
(v00, v111) can be generated. During one modulation period 
any arbitrary voltage vector can be generated by the sum 
2
2 2
carrier
waves
4
rad
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of two active and two zero vectors. In Fig. 3(a)  denotes 
the angle between the generated voltage vector (V) and the 
 axis, while d1 and d2 are the duty cycles. For the specific 
case illustrated by Fig. 3 (b) V will be generated by
applying v100 and v110 for the times specified by d1 and d2.
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Fig. 3 Example of generation of a space vector
One can observe that the generation of these active 
vectors is done in the following order: zero vector, active 
vector 1, active vector 2, zero vector, active vector 2, 
active vector 1 and zero vector. The ripple current is a 
consequence of this switching sequence.  
When no carrier interleaving is used, the same voltage 
vectors are applied to all converter at any given time. On 
the other hand, when carrier interleaving is applied, the 
generated voltage vectors will be shifted compared to the 
other converters. In other words, if the carriers of two 
converters are phase shifted by 180o, the applied voltage 
vectors will be in opposition. This means that i.e. the top 
switch of the first converter could be connected to the 
positive DC bus, and the bottom switch of the same phase 
could be connected to the negative DC bus. Doing so, the 
positive and negative terminals of the DC link will be short 
circuited through the single phase inductors, thus a 
circulating current appears between the modules. The 
frequency of this circulating current is equal to the 
switching frequency.
III. OPTIMAL INTERLEAVING ANGLE DETERMINATION
Using PLECS and MATLAB-SIMULINK a series of 
simulations have been carried out. The modulation index 
and the interleaving angle has been swapped and the total 
current THD (IPCC) and the RMS value of the DC link 
capacitor current (IDC) have been observed. For a fair 
comparison the output current was maintained constant for 
all the modulation indices. This is required in order to 
ensure that the filter (L) offers the same filtering for all the 
cases. To ensure the constant output current, the load 
resistance was changed for every modulation index. The 
value of the load resistance can be calculated as follows:  
PCC,2
dc
Load
p
mVR
I
  (3) 
where, Rload is the load resistance, Vdc is the DC link 
voltage and IPCC,p is the peak value of the total current and 
m is the modulation index.
 The interleaving angle has been swept from 0 to 90o.
This range was selected due to the fact that in the range of 
90o to 180o the results are in reflection symmetry, while in
the case of the modulation index a sweep between 0.1 and 
1.15 has been made with steps of 0.05.  
A. DC link ripple Current RMS 
The variation of the RMS value of the DC link current 
ripple, in function of modulation index and interleaving 
angle, is depicted by Fig. 4. It can be observed that the 
RMS value changes in function of the modulation index 
and interleaving angle. Even though the IPCC current is 
considered to be more or less constant, the reason why the 
RMS value of the DC link current is changing is because 
the output voltage of the converter is dependent on the 
modulation index hence, the delivered is constant for all 
the modulation indices. 
As mentioned previously, the circulating current 
appears due to the opposite zero vector generation during 
modulation. This phenomena is explained in details in the 
following sections.  
For a better understanding Fig. 6(bottom) depicts the 
minimum of the RMS value of the DC link current for a 
modulation index of 1.
Fig. 4 RMS value of the DC link current in function of Modulation 
index and interleaving angle 
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It can be observed that the voltage ripple has its 
minimum around the interleaving angle of 45o.
B. Total Current THD 
In the case of total current THD, just like for the 
previous case, the value depends both on the interleaving 
angle and on the modulation index. However, in this case 
the effect of the interleaving angle is more predominant. It 
has to be noted that the total current THD has multiple 
local minimum points.  
Fig. 5 Total current THD variation based on the Modulation Index 
and on the Interleaving Angle 
 From, Fig. 5 it can be seen that the THD is decreasing 
with the increase of the interleaving angle. For better 
visualization Fig. 6 (top) shows the minimum value of the 
THD for a modulation index of 1.
  
Fig. 6 Top figure: Variation of the total current THD with the 
interleaving angle for M=1; Bottom figure: Variation of the RMS value 
of the DC link current with the interleaving angle for M=1 
When looking at the total current THD it is essential to 
have a harmonic content that satisfies the EN60001-3-12
standard, which states that the total current THD has to be 
below 5%, for a renewable application. On the other hand, 
from the DC link capacitor point of view it is essential to 
maintain the voltage ripple at a minimum. Decreasing the 
stress on the DC link capacitor can result in reduced DC 
link capacitor value. Moreover, the lifetime of the 
capacitors can be increased, and hence the reliability of the 
system can be improved. 
For grid connected applications the modulation index is 
usually kept around 1. For this situation, based on the 
above simulations, the following conclusions can be 
drawn:
 The grid side current THD has its minimum at an 
interleaving angle of 90o
 The RMS value for the DC-link capacitor voltage 
ripple has the minimum value at an interleaving angle of 
45o.
From the overall system point of view the optimal 
interleaving should be between 45o and 90o. When 
selecting the optimal interleaving angle the most important 
driving factor is that the produced current has to satisfy the 
standard. In this case it is essential that the THD value of 
the total current is below 5%. On the other hand, from 
capacitor point of view there are no such restrictions. Here 
the driving factor can be the lifetime of the capacitor.  
For a grid connected application where M is usually 1, 
in this case according to Fig. 6, the optimal interleaving 
angle would be between 70o and 90o. 
Based on the simulation results it was concluded that 
the optimal interleaving angle is different for the total 
current THD and for the RMS value of DC link capacitor 
current. In the next section this phenomenon explained.
IV. VOLTAGE VECTOR GENERATION FOR DIFFERENT 
INTERLEAVING ANGLES
Fig. 7 and Fig. 8 depict the switching instant where 
different voltage vectors are generated for 4 converters in 
parallel with an interleaving angle of 45o, and 90o,
respectively. For both of the cases the desired voltage 
vector is V (Fig. 3 ). This voltage vector will be generated 
by applying the active vectors V1 (d1*v100) and V2 (d2*v110)
for the same amount of time. It has to be noted that V is 
o.
When the interleaving angle is 90o the carriers of 
converter one and converter three are interleaved by 180o, 
so when converter one is generating V1, converter three 
will generate V2. The same is true for converter two and 
four. This means that the resultant voltage vector, seen at 
the PCC, will be V; hence the produced current ripple will 
be minimal. On the other hand, if the o the generated 
voltage vector will not be V hence an increase in the error 
voltage vector will happen, depending on how far the 
generated voltage vector from o is.
In the other case when the interleaving angle is not 90o,
the carriers of the individual converters will not be in 
opposite symmetry. Consequently the magnitude of the 
error voltage vector will increase.  
The error voltage vector can be observed in Fig. 7(c) for 
an interleaving angle of 45o, while Fig. 8(c) shows it for an 
interleaving angle of 90o. For both cases the average value 
of the error voltage vector is 0. However, for the case with 
1198
an interleaving angle of 45o the ripple in error voltage 
vector is not 0 as it is in the case for interleaving angle of 
90o.
At the plot of Fig. 7 (d) and Fig. 8 (d), the energy taken 
from the DC link is shown for an interleaving angle of 45o
and 90o, respectively. The average value of the energy 
taken from the DC link is the same for both of the 
interleaving angles. On the other hand, there is a difference 
between the two currents drawn from the DC link. It can 
be observed that with an interleaving angle of 45o between 
the carrier waves of the converters, the deviation from the 
mean value in the energy amplitude is half as big as with 
the interleaving angle of 90o. This results in a smoother 
current in the DC link, thus having smaller ripple which 
makes it possible to use a smaller DC link capacitor.
Error 
Voltage 
Vector 
Energy 
from the 
DC link 
Fig. 7 Voltage vectors and error voltage vector for an interleaving 
angle of /4 rad; (a) 4 carrier signals shifted by
the active voltage vectors; (c) error voltage vector; (d) Energy taken 
from the DC link .
Error 
Voltage 
Vector 
Energy 
from the 
DC link 
Fig. 8 Voltage vectors and error voltage vector for an interleaving 
angle of /2 rad
the active voltage vectors; (c) error voltage vector; (d) Energy taken 
from the DC link .
V. EXPERIMENTAL VALIDATION
In Fig. 9 a picture of the experimental setup, the 
topology presented in Fig. 1, is shown. The power rating 
of the system is 10kW, with a DC link voltage of 650V
connected to a 3 phase resistive load; each converter had a 
switching frequency of 2.5 kHz. To control the setup 
control a Texas Instruments TMS320F28346 processor 
was used.   
Table I  
EXPERIMENTAL PARAMETERS
Symbol Value
VDC 650 [V]
L 20.9 [mH]
fsw 2500 [Hz]
IPCC 10 [ARMS]
Converter 1
Converter 2
Converter 3
Converter 4
Controller board
DC power 
source
  
Fig. 9 Picture of the small scale hardware setup  
The experimental results from Fig. 11 have been 
obtained by connecting the PCC to a resistive load. The 
experiment has been carried out under the same conditions 
as the simulation. The modulation index was changed 
between 0.1 and 1.15 with steps of 0.1, and the last 
measurement with a step of 0.05. The following 
interleaving angles have been considered: 0o, 15o, 30o, 45o,
60o, 75o and 90o.
Fig. 10 Experimental results for the variation of the total current THD 
with the modulation index and interleaving angle for 4 converters in 
parallel 
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On Fig. 10 the total current THD is represented in 
function of the modulation index and the interleaving 
angle. One can observe that the measurement results are 
similar to simulation results (Fig. 5).  
As for the RMS value of the capacitor current, the 
measurements could not be carried out, since in the 
physical system, the DC link capacitor is distributed and it 
is not a single one. Moreover, due to space constraint 
current probes cannot be hooked up to the pins of the DC 
link capacitor to measure the current.   
Fig. 11 Measured phase A current of four converters in parallel with 
an interleaving angle of 90o (Blue- Converter 1; Cyan- Converter 2;
Magenta- Converter 3; Green- Converter 4)
The individual converter currents for one of the phases 
with a carrier interleaving of 90o is shown in Fig. 11, while 
the total current is shown in Fig. 12.  As a comparison, the 
case when no interleaving angle and when 45o presented. 
Fig. 13 depicts the individual current waveforms for non-
interleaving case and Fig. 15 for the interleaving angle of 
45o. Total current is shown on Fig. 14 for the non-
interleaved case, while Fig. 16 plots for the 45o case. In all 
of the cases the modulation index was set to be 1. 
Although, the RMS value of the total current for all of the 
cases is identical, the ripple content differs. When 
comparing the THD value the same trend can be observed 
as in the simulation. The THD of the total current is 
decreasing when the interleaving angle is closer to 90o. As 
for the individual currents the amplitude of the switching 
harmonics is much larger in the case of an interleaving 
angle of 90o compared to the non-interleaved case. When 
the interleaving angle of 45o has been used, the magnitude 
of the ripple in the individual currents and in the total 
current is between the non-interleaved and the 90o
interleaved case. The reason is that in the non-interleaved 
case there is no circulating current in the system, while in 
in the 90o case it is maximum. The individual switching 
harmonics are added in the total current. When no 
interleaving was applied to the carriers, the ripple in the 
total current is 4 times the ripple of one converter, while in 
the 45o case only some of the harmonics are cancelled the 
rest is visible in the total current.  
On the other hand, since due to the carrier interleaving 
the harmonics in the interleaved case are opposite to each 
other, and their effect is cancelled in the total current.   
Fig. 12 Total current (IPCC) when interleaving angle of 90o was used. 
Fig. 13 Measured phase A current of four converters in parallel with 
no interleaving angle (Blue- Converter 1; Cyan- Converter 2; Magenta- 
Converter 3; Green- Converter 4)
Fig. 14 Total current (IPCC) with no interleaving angle  
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Fig. 15 Measured phase A current of four converters in parallel with 
an interleaving angle of 45o (Blue- Converter 1; Cyan- Converter 2;
Magenta- Converter 3; Green- Converter 4)
Fig. 16 Total current (IPCC) when interleaving angle of 45o was used. 
VI. CONCLUSION
This article analyzed the effect of the carrier 
interleaving angle on the total current and the RMS value 
of the DC link current of 4 parallel converters. In case of 
parallel converters the amplitude of the current ripple from 
the DC link and the total current depends on the 
interleaving angle between the carriers of the PWM 
signals. Several simulations have been carried out, from 
where the trend of the current ripple vs. interleaving angle 
for the DC link and total current was analyzed. It can be 
concluded that the minimum for the total THD and DC link 
current ripple can be found at different interleaving angles. 
Moreover, for different modulation indices the optimal 
interleaving angle differs. The interleaved modulation 
schemes were illustrated graphically, thus the cause of the 
current ripples during a modulation period can be tracked. 
Depending on the hardware configuration, with an optimal 
interleaving angle the size of the DC link capacitor can be 
reduced while the total current can comply with the 
standards. The concept has been validated for 4 parallel 
connected converters. Measurement results for multiple 
interleaving angles from 0o to 90o with a step of 15o for an 
output current of 10 A, where the modulation index was 
varied between 0.15 and 1.1 was presented. For the 
presented cases the total current THD has decreased from 
9.45% to 1.65%
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B. Coupled inductor model 
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A. Grid Current Controller description 
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Abstract- As renewable energy contributes more and more in the 
power generation, bigger and more efficient power converters 
are used to integrate these energy sources into the power grid. 
Paralleling the power converters, is an accepted method to 
reduce the size of the passive elements and losses. By making a 
proper interleaving angle between the converters the current 
ripple can be reduced considerably. In order to be able to 
investigate the performance of these converters a safe and cheap 
platform is essential. The development of a test platform for 
such an application is challenging, since a proper 
synchronization has to be established between the converters. In 
this paper a universal platform is presented, which allows to 
parallel n converters with arbitrary interleaving angle between 
each other. 
I. INTRODUCTION 
In Europe 70% of the newly installed power was represented 
by renewable energy sources in 2012. The biggest installed 
capacity (37%) was of Solar PV, followed by wind having a 
share of 26.5%. In Denmark 4772 MW of wind was installed 
until the end of 2013. With this amount Denmark has the 
highest penetration of wind power in electricity consumption 
with a percentage of 33.2%[1].  
In wind turbines full scale power electronic converters are 
used, in order to comply with the grid codes (EN61000-3-12, 
EN61000-3-4). The topologies in these converters can be 
divided into two major groups: single inverters (two or multi-
level) and multi-modular (MM) inverters. Both have their 
advantages and disadvantages. 
In the case of a single inverter the power level can be 
increased only by redesigning the converter, while in the case 
of the MM this can be done by inserting extra modules in the 
converter. Moreover, the rating of the power switches for a 
certain power level in the case of a single inverter has to be 
much higher than in MM ones. Regarding output filters, the 
two-level single inverter needs stronger filtering in order to 
obtain the same performance as an MM system. This is due to 
the fact that the MM converters take advantage of the 
multiple voltage levels; hence a smaller filter is required. On 
the other hand, in single inverter topologies the number of 
switches is less than in multi modular ones. This can lead to 
higher switching losses in the case of MM converters. 
 
Fig.  1 Topology of n parallel converters sharing the same DC link 
The MM converters have two subcategories: series and 
parallel converters. The parallel converters have smaller 
conduction losses compared to the single or series inverter 
(since the conduction loss is proportional to the square of the 
current). The modules of the parallel converters are individual 
inverters connected in parallel; hence the output current is the 
sum of the module currents, while in the case of series or 
single inverters, the output current flows through all the 
modules. Because of this, in case of failure only one inverter 
has to be tripped, while the others can continue to operate at 
their full power in case of parallel connected converters. 
Therefore the redundancy of the system in the case of parallel 
inverters is the highest compared to the single or series ones.  
Typically, in wind power converters the switching 
frequency is in the range of a couple of kHz. This is due to 
the fact that the losses due to switching have to be small. 
Moreover, to lower the grid current Total Harmonic 
Distortion (THD) PWM carrier interleaving is used [2]. This 
results in the need of additional communication and 
synchronization between the modules of the parallel 
converter.   
There are several ways to implement a control strategy for 
parallel converters. In [3] [4] the authors use a dSpace system 
where they control 2 parallel connected converters. The 
drawback of these systems is that they can be costly, due to 
the high price of a dSpace system, especially if the number of 
the controlled parallel converters is high.  Authors in [5] [6] 
[7] [8] [9] used Digital Signal Processor (DSP) based system. 
In the above mentioned cases each converter has its own DSP 
and these units either communicate between each other or 
there is a master controller and two slaves. In [10] and [11] 
there is a DSP and a Field Programmable  Gate Array 
(FPGA) used to achieve the control of the parallel converters. 
The DSP is generating the reference signals while the FPGA 
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provides the gate pulses. In all of the cases only two 
converters are controlled.  
The purpose of this paper is to propose a cheap test 
platform which can work with any arbitrary interleaving 
angle for n converters in parallel. In the design process 
several design criteria were set such as:  
 Compared to the existing solutions to be cheaper 
and, easily implementable 
 It has to be a universal interface for any type of 
converter(where the input signals to the converter 
are only the gate signals) 
 It has to be modular(work with a flexible number of 
converters) 
 It has to be safe (overvoltage and overcurrent 
protection, shoot though protection) 
 The modules between each other have to be 
galvanically isolated 
 Adjustable power level - the same hardware should 
be compatible to control different values of 
current 
 
II. CONTROL STRUCTURE OF PARALLEL CONVERTERS 
The flowchart of a typical control run in the DSP is depicted 
by Fig.  2. This control scheme is executed at every PWM 
interrupt (top and bottom). When a DSP has to control n 
converters which are not interleaved, it is enough if there are 
only two PWM interrupts (top and bottom). The reason for 
this is that every converter has to run its sampling at the same 
time.   
 
 
Fig.  2 Flowchart of a typical control run in a DSP 
 The real-time control is achieved if the interrupt is executed 
until the next interrupt occurs. The time allocated to run the 
control algorithm is half of the switching period, when double 
update is used.  
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Fig.  3 PWM carriers for 4 interleaved converters 
If interleaving between the PWM carriers is used (Fig.  3), 
then each converter has to have its own PWM interrupts and 
the time allocated for the control algorithm (Tc) is dependent 
on the interleaving angle and the number of converters. This 
can be calculated by:  
  
 s
c
TT    (1) 
 
where,  is the interleaving angle in rad, Ts is the sampling 
time,  corresponds to the maximum interleaving angle when 
double update is used. In the present case the interleaving 
angle ( ) refers to the angle between two PWM carrier 
signals.  
Eq. (1) shows that the time allocated for the control algorithm 
to be executed is 0, when the interleaving angle is 0, and it is 
Ts for an interleaving angle of . In this case the flowchart 
presented in Fig.  2 is no longer usable, since there will be 
interleaving angles for which the processor will not be able to 
run the control algorithm in real-time. 
To be able to use the parallel connected converters at any 
arbitrary interleaving angle, the flowchart in Fig.  2 has to be 
updated. To overcome this problem multiple interrupts have 
to be used and the control algorithm has to run outside of the 
interrupts.  
Regarding the hardware implementation, in order to meet the 
criteria mentioned in the introduction, the authors propose 
that there should be two types of boards: one main/central 
board, where the control algorithm for the n converters will 
be run, and n other boards which will act as an interface 
between the controller board and the converters. The 
topology used is a star topology, as presented in Fig.  4. The 
number of the converters which can be controlled by the 
controller board depends on the performance and 
specifications of the DSP used. The controller board and the 
interface boards will be connected through optical fibers in 
order to ensure the galvanic isolation between the modules.  
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Fig.  4 Star topology showing 4 converters connected in parallel 
In case the number of connected converters has to be higher 
than the maximum number which is allowed by the DSP, two 
or more controller boards can be used (Fig.  5). The controller 
boards have to have only one common signal on which they 
can synchronize their PWM modules. According to this the 
number of parallel connected converters can be easily 
extended to any arbitrary number of converters just by adding 
controller boards to the existing ones and synchronizing their 
PWM modules.  
 
 
Fig.  5 Star topology with two controller boards 
 
A. THE CONTROLLER BOARD 
  
The controller board has the duty of emulating a distributed 
control strategy and to control the currents/voltages of the 
converters. To do so it has to measure the currents/voltages of 
the converters and has to provide the PWM signals for the 
switches. Moreover, the MCU (Micro Controller Unit) has to 
have enough processing power to be able to run the control 
for n number of converters, and has to have enough PWM 
modules to provide the necessary gate pulses. 
 
Fig.  6 Internal structure of the DSP 
Usually the currents and voltages are sampled at the top and 
bottom update of the PWM carriers, they are triggered by the 
PWM interrupts. In this interrupt a start conversion message 
is sent to the interface board.  
The internal structure of the DSP for 4 parallel connected 
converters is depicted by Fig.  6. Since the purpose is to 
emulate a grid converter with distributed control, each 
converter works as a separate unit, and they only receive the 
references and the grid angle from the master.   
 
B. INTERFACE BOARD  
 
This board makes the interfacing between the controller board 
and the converter. Furthermore this board is responsible for 
the overvoltage (OVV) and overcurrent (OVC) protections. 
The structure of the interface board is presented on Fig.  7.  
 
 
Fig.  7 The structure of the Interface Board 
The board will receive the 3 PWM signals for each leg and 
will make the dead time for the upper and lower switches of 
one leg. Moreover, on this board there is an 8 channel bipolar 
16 bit ADC (Analogue to Digital Converter) circuit which is 
measuring the converter currents and the DC link voltage. 
The remaining 4 channels of the ADC can be used for 
measuring other electrical quantities (e.g. grid 
voltages/currents). The measured digital values can be 
obtained through an SPI (Serial Peripheral Interface) 
communication. Usually the number of the ADC channels in 
MCUs is limited; hence by using external ADC the number of 
existing ADC channels can be extended. Since each converter 
will have its own ADC, the number of the ADC channels of 
the MCU does not limit the number of converters which can 
be controlled.  
For the current and voltage measurement LEM modules are 
used. These LEM modules are not placed on the interface 
board. The main reason for this is that, if the current and 
voltage sensors are placed on the interface board, the 
interface board has to be redesigned every time the converter 
power level is changed/modified.  
There is a 4 wire SPI Master-Slave communication between 
the controller board and the interface board. This 
communication is used to send the commands from the main 
controller (Reset, Start conversion, etc.) to the interface board 
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and to send the measured data and the status (TRIP, OVV, 
OVC etc.) to the main controller.  
The FPGA circuit is used for multiple purposes, such as: 
 In case of OVC or OVV the gate pulses are held low 
in order to protect the hardware.  
 Maintain a communication between the main 
controller and the ADC circuit.  
 Dead time generation for the PWM pulses 
Since the dead time generation is done on the interface board, 
it is enough to have only 3 PWM signals for controlling a 3 
phase full bridge converter.  
The EN (Enable) input has to be high in order for the FPGA 
to make the dead time generation. When the EN pin is low all 
the gate signals go low. The safe operation of the interface 
board is essential. Because of this, if there was a fault, it has 
to be cleared through a reset command from the main 
controller. To ensure that the protection system is working all 
the time, the board can only be reset if the EN signal is low. 
In this case, if the fault condition is still valid, no pulses will 
go to the converters and the hardware will not be damaged.  
 
III. EXPERIMENTAL SETUP 
For testing the performance of the proposed system, a parallel 
converter consisting of 4 modules was built. The 
experimental setup is presented by Fig.  8, while its picture is 
shown by Fig.  11 . Since only the operation of the converters 
is tested in this paper, the converters are connected to a load 
resistance. At the output of each converter there is a common 
mode and a differential mode inductor connected. The 
differential mode inductor is used to filter the differential 
mode current, while the common mode inductor is used to 
suppress the common mode current which appears due to 
interleaving [12] . 
In this section experimental results will be shown for 2, 3 and 
4 parallel connected converters. Furthermore, experimental 
results will be shown for a switching frequency of 1.25 kHz 
and 2.5 kHz. To prove that the converter is also working in 
grid connected mode a measurement has been done with one 
converter connected to the grid with a switching frequency of 
1.25 kHz.  
 
Fig.  8 Scheme of the experimental setup 
The designed and manufactured interface card is presented by 
the picture in Fig.  9, while the controller board is presented 
by Fig.  10. The interface board contains the ADC which 
measures the 3 converter currents and the DC link voltage. In 
the case of grid connected application one of the interface 
cards also measures the grid voltages. The interface board 
sends the sampled current and voltage values to the controller 
board via the fast optical fibers. The fast optical fibers are 
needed since the communication between the interface board 
and controller board is an 8 MHz communication. The FPGA 
used in this system was a SPARTAN 3A XC3S200.  
 
 
Fig.  9 Picture of the Interface Board 
The controller board is based on a Texas Instruments 
TMS320C2846 floating point DSP. The limitation of 4 
converters is due to this processor, since it has only 4 SPI 
modules and the number of the PWM modules is enough for 
controlling only 4 interleaved converters.   
In addition to the optical signals on the board, there is an 
emergency stop button, which if pressed will cut the light 
from the enable signal and all the converters are stopped 
instantaneously.   
 
Fig.  10 Picture of the controller board 
The power level of each converter is 5kVA.  
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Fig.  11 Picture of the setup with 4 parallel converters and the controller 
board 
IV. EXPERIMENTAL RESULTS 
A. MEASUREMENT WITH ONE CONVERTER 
The measurement with one converter was carried out for a 
grid connected application. The switching frequency used in 
this case is 1.25 kHz and the DC link voltage level was set to 
700V.  
 
Fig.  12 Measurement results Three-phase grid-side currents (blue-R, cyan-S, 
magenta-T) and grid voltage, phase R (green) 
B. MEASUREMENT WITH TWO CONVERTERS 
When the experiment was carried out, the converters were 
connected to a load resistor. The DC link voltage was set to 
500V and the interleaving angle to , with a switching 
frequency of 2.5 kHz. It has to be observed that due to 
interleaving the current measured at the resistor contains less 
ripple than the individual converter currents. 
 
 
Fig.  13 Measurement results (blue- Phase R current converter 1, cyan- Phase 
R current converter 2, magenta- Phase R resistor current (sum of the 
currents))  
C. MEASUREMENT WITH THREE CONVERTERS 
This experiment was similar to the previous one. The 
measurements were carried out on the same load resistor, 
with the same DC link voltage, only in this case the 
interleaving angle was set to 2 /3.  
 
Fig.  14 Measurement results (blue- Phase R current converter 1, cyan- Phase 
R current converter 2, magenta- Phase R current converter 3, green- Phase R 
resistor current (sum of the currents)) 
The ripple in the sum of the currents in this case is smaller 
than in the case of 2 converters interleaved.  
D. MEASUREMENT WITH FOUR CONVERTERS 
The measurement with 4 converters was carried out with a 
switching frequency of 1.25 kHz, and an interleaving angle of 
/2. It has to be noted that, although the individual convert 
currents contain a lot of ripple, in the sum these ripples are 
filtered out.  
V.  CONCLUSION 
This paper proposed a cheap and safe hardware and software 
solution for controlling interleaved parallel converters. With 
the designed hardware n number of parallel converters can be 
controlled, by using only PWM synchronization signal 
between the controller boards.  
The proposed solution offers safe dead time generation and 
protections against overvoltages and overcurrents, making the 
hardware more attractive to test different control methods, 
since the hardware is protected against these.   
Experimental results showing the performance of the system 
were carried out for different switching frequencies, different 
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interleaving angles and arbitrary number of converters from 1 
to 4.  
 
 
Fig. 15 Measurement results with 4 converters in parallel. 
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Abstract—The power handling capability of the state-of-the-art
semiconductor devices is limited. Therefore, the Voltage Source
Converters (VSCs) are often connected in parallel to realize high
power converter. The switching frequency semiconductor devices,
used in the high power VSCs, is also limited. Therefore, large
filter components are often required in order to meet the stringent
grid code requirements imposed by the utility. As a result, the
size, weight and cost of the overall system increase. The use of
interleaved carriers of the parallel connected VSCs, along with
the high order line filter, is proposed to reduce the value of
the filter components. The theoretical harmonic spectrum of the
average pole voltage of two interleaved VSCs is derived and the
reduction in the magnitude of some of the harmonic components
due to the carrier interleaving is demonstrated. A shunt LC
trap branch is used to sink the dominant harmonic frequency
components. The design procedure of the line filter is illustrated
and the filter performance is also verified by performing the
simulation and the experimental study.
Index Terms—Voltage source converters (VSC), parallel, inter-
leaving, filter design, trap filter
I. INTRODUCTION
The focus on producing electricity from the renewable
energy sources is increasing and Wind Energy Conversion
System (WECS) is receiving considerable attention [1]. In
order to achieve increased penetration of the wind energy
sources, better power quality output and the ability to control
the inductive/capacitive reactive power is required [2]. The
power electronics converters play a vital role in integrating
these energy sources to the power system [3]. The wind
turbines with a power rating in Megawatts range are often
connected to the power system using full power converter. This
converter is often realized using a three-phase two-level Pulse
Width Modulated (PWM) Voltage Source Converter (VSC)
[2].
The switching frequency of the semiconductor devices,
employed in the high power converters, is limited and large
filters are often required in order to meet the stringent grid
code requirements imposed by the utility [4]. These filters
occupy significant amount of space in the overall system [5]
and hampers the achievable power density. As a result, the
cost of the overall converter system including platform cost
[1] increases. Due to the limited power handling capability
of the semiconductor switches, the VSCs are often connected
in parallel [6]–[9] to achieve higher power rating and can be
operated with interleaved carriers. The interleaved carriers can
help reducing the requirement of both ac line filter and dc-link
capacitor [10]–[15].
The phase shift in the respective pole voltages (measured
with respect to the center point of the dc link O in Fig.
1) due to the interleaved carriers, give rise to the high
frequency circulating current between the parallel connected
VSCs. This unwanted current introduces additional losses and
increases the stress on both the semiconductor devices and the
filter components. Therefore, the circulating current should
be suppressed by introducing additional impedance in the
circulating current path. Using Coupled Inductor (CI) with
inverse coupling can effectively reduce the circulating current
[12], [16]–[20]. If the current between the parallel VSCs are
shared equally, the fundamental frequency component in flux
in the core is zero. As a result, the core is only subjected to the
high frequency excitation. The magnetic flux has frequency
components concentrated around the odd multiple of the
switching frequency. Due to the high frequency operation of
the CI, its impact on the power density is minimal.
For the line current filtering, the use of the high order
filter is advisable, specially in the high power grid-connected
converters. The LCL filter is commonly used in the WECS
[2]. The design guidelines for the selection of the LCL
filter parameters is discussed in [21]–[23]. The converter-side
inductor limits the current ripple through the semiconductor
switches and the minimum value of this inductor is deter-
mined by the maximum value of the allowable switch current
ripple. The high value of converter-side inductor and grid-side
inductor cause more voltage drop across them and requires
high value of the dc-link voltage. The shunt capacitive branch
in the LCL filter draws reactive power, and it should be
made as small as possible. Parallel RC damping is often used
and selecting the damping capacitor equal to the the filter
capacitance is a good design choice [5]. Therefore, small filter
capacitance would also result in low reactive current drawn by
the damping capacitor and low losses in the damping resistor.
Moreover, the value of the filter components can be further
reduced by using shunt trap branch, tuned to attenuate the
major harmonic components [24], [25].
This paper presents the use of a line filter with LC trap
branch for the high power WECS, comprised of two parallel
interleaved VSCs. The analysis shows that the substantial
reduction in the value of the filter parameters can be achieved.
The paper is organized as follows: The operation of the parallel
interleaved VSCs is briefly described in Section II. The design
constraints are stated in Section III. The design of the line filter
is given in Section IV. The simulation and the experimental
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results are finally presented in Section V.
II. SYSTEM DESCRIPTION
Two parallel interleaved VSCs with a common dc-link is
considered for the WECS, and its schematic is shown in Fig.
1. The pole voltages of phase A of both VSCs for center
aligned Space Vector Modulation (SVM) are shown in Fig.
2. The pole voltages (VA10, VA20) are phase shifted by an
interleaving angle. The resultant pole voltage (VA,avg) is an
average of the individual pole voltages, and it is also depicted
in Fig. 2. The difference between the resultant pole voltage
and the voltage across the LC shunt branch appears across the
converter side filter inductor Lf . Due to the unipolar nature of
the resultant pole voltage, the ripple in the resultant current is
small. Moreover, the frequency of the ripple current is two
times the switching frequency. As a result the size of the
grid side inductor and capacitive filter can be reduced. For
a high power, low switching frequency VSCs, this feature
greatly helps in meeting the Total Harmonic Distortion (THD)
requirement with the small value of the filter components.
A. The Circulating Current
The instantaneous voltage difference between the pole volt-
ages give rise to the circulating current and causes additional
loss and stress in the semiconductor switches and the passive
components. The phase currents Ix,1 and Ix,2 have two distinct
components. One contributes to the resultant current (Ix),
while the other one is the circulating current. Therefore, the
phase current can be decomposed into two components, and
it is given as
Ix,1 = Ix1 + Ix,c
Ix,2 = Ix2 − Ix,c
(1)
where, x = Phase [A,B,C]. Ix1 and Ix2 are the components
of the phase currents contributing to the resultant current and
Ix,c is the circulating current. Neglecting the effect of the
hardware/control asymmetry, the current components of both
the VSCs, contributing to the resultant current are considered
equal (Ix1=Ix2) and the resultant current is given as
Ix = 2Ix1 (2)
The circulating current is given as
Ix,c =
Ix,1 − Ix,2
2
(3)
and the dynamic behavior of the circulating current is de-
scribed as
dIx,c
dt
=
Vx1O − Vx2O
Lc
(4)
where Lc is the inductance offered to the circulating current.
The CI is used as a circulating current filter in this system.
The construction of the CI without any intentional air-gap
offers high inductance to the circulating current. As a result,
the circulating current is suppressed effectively, which is
demonstrated in the experimental results in Section V.
B. The Grid Current
The resultant current is given as
Ix = Ix,1 + Ix,2 = Ix,f +ΔIx (5)
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Fig. 3. Theoretical harmonic spectrum of the average pole voltage of the
interleaved VSCs with SVM. The interleaving angle is 180◦. The modulation
index M=0.95 and ωc/ω0 = 51.
where Ix,f is the fundamental frequency component of the
line current and the ΔIx is the ripple current component. The
resultant pole voltage is the average of the individual pole
voltages, and it is given as
Vx,avg =
Vx1O + Vx2O
2
(6)
This difference between the resultant pole voltage and the grid
voltage appears across the line filter. To design the line filter,
the harmonic spectrum of the Vx,avg for a given modulation
strategy is required, and it is derived in the following subsec-
tion.
C. Modulation Scheme and the Average Pole Voltage
The SVM scheme is considered. The theoretical harmonic
spectra of the Vx,avg for the asymmetrical regular sampled
SVM is derived for an interleaving angle of 180◦. The pole
voltages can be represented as a summation series of sinusoids
[26], characterized by the carrier index variable m and the
baseband index variable n. The harmonic coefficients in the
summation series is given by the double Fourier integral,
evaluated in each 60◦sextant. The closed form solution for
the first VSC is given by (7) [26]. The harmonic solution
for the second VSC is evaluated for an interleaving angle of
180◦. The average of the pole voltages with an interleaving
angle of 180◦is given by (8). From (8), it is evident that
the contribution to the individual harmonic components from
the odd multiple of the carrier frequency components is zero.
This is evident from (8), where each summation term has a
multiplication factor of cos(mπ2 ). The theoretical harmonic
spectra for the average pole voltage is also shown in Fig.
3. The harmonic components in the average pole voltage are
mainly concentrated around the even multiple of the carrier
frequency. The side-band components of the odd multiple of
the carrier frequency harmonics are reduced considerably as a
result of the interleaved carriers.
III. DESIGN CONSTRAINTS
The WECS, connected to the 10 kV medium-voltage net-
work through a step-up transformer, is considered. The grid
voltage is assumed to vary by ±10%. For grid support
functions, the WECS is required to inject inductive/capacitive
reactive power within a specified range. An interleaving angle
of 180◦cancels the dominant first order side band harmonics
[14], and it is used in this paper.
A. Limits on the Injected Harmonics
The harmonic injection limit, set by the German Associ-
ation of Energy and Water Industries (BDEW) standard [4],
[23], [27] for the renewable energy sources connected to the
medium voltage network, is considered in this paper. Based
on the Short-Circuit Ratio (SCR) at the point of common
coupling, the individual harmonic current injection limit is
specified [4]. The grid filter design should ensure that the
individual harmonic component in the grid current meets the
specified harmonic injection limits for the given switching
frequency and the modulation scheme. The SCR of 20 is
taken for the filter design in this paper and the limits on
the individual harmonic components are calculated on the low
voltage side as per BDEW standard.
B. Peak Switch Current
The semiconductor switch current rating along with the
permissible stress on the semiconductor switch determine
allowable the maximum switch current ripple. For the VSC
modulated using SVM and operating at unity power factor,
the maximum ripple current occurs when the fundamental
current component is also at its peak. The voltage difference
between the resultant pole voltage and the voltage across the
LC trap branch appears across the converter side filter Lf .
The time integral of this voltage difference, along with the
inductance value of Lf , decides the current ripple in the line
current. therefore, the current ripple is a function of the dc-
link voltage, the switching frequency, the modulation depth
and the converter side inductor Lf , and it is derived hereafter.
Due to the use of discrete vectors to synthesize the reference
vector, an error between the applied voltage vector and the
reference vector exists. The harmonic flux vector, which is
a time integral of the error voltage vector, is directly related
to the ripple current [28], [29], and it is used to derive the
maximum peak-to-peak current ripple. For phase A, the peak
current occurs when the reference vector angle is ψ = 0◦.
At this instant, it is sufficient to evaluate only d-axis current
component in order to obtain the phase A current. The d-axis
harmonic flux vector is given by
−→
V derr,1T1 =
2
3Vdc[cosψ − 34M ]T1 (9a)−→
V derr,2T2 =
2
3Vdc[cos(60
◦ − ψ)− 34M ]T2 (9b)−→
V derr,zTz = − 12VdcMTz (9c)
where T1, T2 and Tz are the dwell time of voltage vector
−→
V1,−→
V2 and
−→
V0/
−→
V7, respectively. Vdc is the dc-link voltage and the
M is the modulation index. For ψ = 0◦, the reference space
vector is synthesized by applying the voltage vectors
−→
V1 and−→
V0/
−→
V7.
Amn, 1 =
4Vdc
qπ2
×
⎛
⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎝
π
6 sin[(m+ n)
π
2 ]{Jn(q 3π4 M) + 2 cos(nπ6 )Jn(q
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3π
4 M)}
+ 1n sin(
mπ
2 ) cos(
nπ
2 ) sin(
nπ
6 ){J0(q 3π4 M)− J0(q
√
3π
4 M)}|n = 0
+
∞∑
k=1
k =−n
1
n+k sin
(
[m+ k]π2
)
cos
(
[n+ k]π2
)
sin
(
[n+ k]π6
)
×
{
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3π
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){
Jk(q
√
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}
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1
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(
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(7)
Amn, avg =
4Vdc
qπ2
×
⎛
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where Vdc is the dc-link voltage, M is the modulation index, and q = m+ n(ω0/ωc).
(8)
The peak-to-peak ripple current is given as,
ΔIx1,pp = ΔIx2,pp =
VdcM(1− 34M)
8Lffs
(10)
where fs is the switching frequency. For M=2/3, the peak-
to-peak ripple current is maximum. However, for the grid-
connected applications, the modulation index is close to one
in normal operating condition. The M is minimum when the
grid voltage is 0.9 pu. Once the range of M is fixed, the
minimum converter side inductance Lf,min can be obtained
for the desired maximum value of the differential peak-to-peak
ripple current from (10).
C. Active and Reactive Power Consumption of the Shunt
Branch
The grid voltage may vary over a range of 1±0.1 pu. The
leakage inductance of the step-up transformer often ranges
between 4-6%, and it is considered as a part of the grid
side inductance Lg . The voltage across the shunt branch, and
therefore the losses and the reactive power consumption also
depends on the grid side filter inductance in addition to the grid
voltage. The reactive power consumption of the shunt branch
is maximum when the grid voltage is 1.1 pu and the constraint
on the maximum reactive power consumption is evaluated at
this voltage level.
The current injected to the grid is controlled, thus the current
flowing through the semiconductor switches, the converter side
filter inductor Lf and the circulating current filter Lc can
be reduced by reducing the current through the shunt filter
branch. The reactive power consumption of the shunt branch
is constrained to 0.05 pu with grid voltage of 1.1 pu. The
TABLE I
BASE VALUES FOR PER-UNIT SYSTEM
Parameters Base Values for analysis Base Values for experiments
Power 2.2 MVA (2 MW) 11 kVA (10 kW)
Voltage 690 V 400 V
Current 1840 A 15.87 A
Frequency 50 Hz 50 Hz
Inductance 688 μH 46 mH
Capacitance 14709 μF 218 μF
power loss in the damping resistor Rd is also restricted to
0.003 pu.
IV. FILTER DESIGN
The filter is designed for a 2.2 MVA system. The analysis
and the filter performance is verified by designing a line filter
for a small scale setup with a power rating of 11 kVA and
performing experiments on the same. The base values for both
are given in Table I.
The harmonic coefficients for the average pole voltage of
the two interleaved VSCs with an interleaving angle of 180◦are
given by (8) and the harmonic spectrum is also plotted in Fig.
3. The effect of the sampling on the harmonic distribution is
considered in the analytical expression. However, the system
unbalances cause odd harmonics, and the dead-time along with
the minimum pulse filter generate even harmonics [21]. To
consider the effect of these non-ideal conditions, the safety
margin of 20% is considered for each harmonic component
during the design stage.
For the two parallel interleaved VSCs, the major harmonic
components are concentrated around the 2nd carrier frequency
harmonic, as shown in Fig. 3. Considering the safety margin
and the dc-link voltage of 1080 V, the admittance required at
2nd carrier frequency harmonic to meet the BDEW standard
is -40 dB. The design constraints of 0.1 pu voltage drop across
inductors (both converter-side inductor and grid-side inductor)
at fundamental frequency and admittance requirement of -40
dB at the double switching frequency translate in the resonant
frequency of the LCL filter close to 0.9 kHz. Lower value of
the resonant frequency is not desirable, since it requires large
value of the filter components and may cause instabilities, if
falls within a control bandwidth. Therefore, a LC trap branch
tuned to attenuate the 2nd carrier frequency harmonic and
its side bands is used, instead of the capacitive branch of
the LCL filter to selectively suppress the dominant harmonic
components and it is discussed in the following subsection.
A. Trap Filter
In order to provide good attenuation to side bands of the
2nd carrier frequency harmonic, a LC trap branch is used as
shown in Fig. 1 and 4. The parameters of the LC trap branch
are tuned to resonate at 2 × fs. The choice of values of Cf
and Lt affects the quality factor of the trap branch, the peak
resonant frequency ωr, and the reactive power consumption at
the fundamental frequency. Assuming the grid to be harmonic
free, the filter transfer function for all harmonic components
except the fundamental one is given as
Ix,g(s)
Vx,avg(s)
=
(
1
(Lf + Lg) +
LfLg
Lt
)
s2 + s ωtQt + ω
2
t
s(s2 + s ωrQr + ω
2
r)
(11)
The resonant frequency of the trap branch ωt and the resonant
frequency ωr are
ωt =
1√
LtCf
= 2fs, and ωr =
1√(
LfLg
Lf+Lg
+ Lt
)
Cf
(12)
and the quality factors are
Qt =
1
Rt
√
Lt
Cf
, and Qr =
1
Rt
√
Lt(Lf + Lg) + LfLg
Cf (Lf + Lg)
(13)
where Rt is the equivalent series resistance of the trap branch.
Due to the presence of the complex conjugate poles with
the natural frequency of ωr, the slope of the magnitude plot
changes from -20 dB/decade to -60 dB/decade at ωr. Due
to the presence of the complex conjugate zeros with a natural
frequency of ωt, the slope of the magnitude plot again changes
to -20 dB/decade. As per the BDEW standard, the limits on the
permissible harmonic current injection up to 180th harmonics
are specified. The values of both ωr and ωt are chosen to
meet the specified harmonic limits. The value of ωt is taken
to be equal to 2 × fs in order to offer maximum attenuation
to 2nd carrier frequency harmonics and its side bands. The
selectivity of the trap filter is a measure of its ability to
Vx,gVx,avg
Lf LgCf
Lt
Cd
Rd
Fig. 4. Trap filter with parallel RC damping.
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Fig. 5. Trap filter performance: Lf=0.027 pu, Lg=0.06 pu, Cf + Cd=0.02
pu, Lt=0.0094 pu.
sink any frequencies on either side of the ωt and the desired
selectivity can be obtained by choosing the appropriate values
of the LC trap branch. Also the quality factor of the LC
trap branch depends on the value of Rt, which is primarily
determined by the winding arrangement of the trap inductor
Lt.
B. Design
The converter side inductor Lf is selected to comply with
the constraint imposed on the peak switch current rating.
The peak-to-peak current ripple in the semiconductor switches
is to be restricted to 0.4 pu. This maximum switch current
restriction translates into the converter-side inductance of Lf
= 0.027 pu. The transformer leakage inductance is taken to
be 0.06 pu, and it is used as the grid side inductor. This
leakage inductance is sufficient enough to meet the harmonic
requirements. Thus the use of an additional grid-side inductor
is avoided. The value of Cf is taken as 0.01 pu. This results
in low reactive power consumption. Also the losses in the
damping resistor are small. Due to the use of the trap filter,
the grid current harmonics around ωt are reduced. However,
the harmonics around ωr may get amplified. This may violate
the BDEW harmonic limits. Thus passive damping is used to
avoid resonance in the line filter.
The RdCd parallel damping structure [22] is adopted due to
it’s easy realization [5], and it is shown in Fig. 4. The selection
of the damping branch components affects the reactive power
consumption and the power loss. The values of Cd and Rd are
optimized to reduce the active and reactive power consumption
with the required damping at ωr. The theoretical harmonic
spectrum of the grid current is derived and the filter parameters
are chosen to limit the individual harmonic current injection
within a specified limit. The magnitude plot of the filter
TABLE II
PARAMETERS FOR SIMULATION AND EXPERIMENTAL STUDY
Parameters Simulation study Experiment
Power 2.2 MVA (2 MW) 11 kVA (10 kW)
Switching frequency 2.55 kHz 2.55 kHz
AC voltage (line-to-line) 690 V 400 V
DC-link voltage 1080 V 650 V
Lf 18.6 μH (0.027 pu) 1.3 mH (0.027 pu)
Lg (Transformer leakage) 41.3 μH (0.06 pu) 3.1 mH (0.06 pu)
Filter capacitor Cf 147 μF (0.01 pu) 2.2 μF (0.01 pu)
Trap inductor Lt 6.62 μH (0.0094 pu) 464 μH (0.0094 pu)
Damping capacitor Cd 147 μF (0.01 pu) 2.2 μF (0.01 pu)
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Fig. 6. Simulated VSC currents of phase A with asymmetrical regular sampled
SVM. (a) VSC1: Phase A current, (b) Circulating current, (c) Resultant
current, (d) Current in trap branch, (e) Grid current.
transfer function, along with the theoretical harmonic spectrum
of the grid current are plotted in Fig. 5.
V. SIMULATION AND EXPERIMENTAL RESULTS
The parameters used for the simulation and the experimental
studies are given in Table II. The simulation results are shown
in Fig. 6, where the waveforms corresponding to phase A are
depicted. The circulating current is effectively suppressed by
IA,1 (10 A/div.)
IA,2 (10 A/div.)
IA,c (2.5 A/div.)
IA (20 A/div.)
(a)
LC trap branch current (5 A/div.)
Rd/Cd damping branch current (5 A/div.)
IA,g (25 A/div.)
Grid voltage (500 V/div.)
(b)
Fig. 7. The experimental results for phase A are obtained at full load with
unity power factor.
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Fig. 8. The filter performance verification: Harmonic spectrum of the
measured grid current.
using the CI, as shown in Fig. 6(b). Therefore, IA,1 ≈ IA,2 and
only phase A current of VSC1 is presented, as shown in Fig.
6(a). The resultant current is the summation of the individual
currents, and it is also depicted in Fig. 6(c). The LC trap
branch effectively sinks the harmonic frequency components
around the 2× fs. As a result, the desired grid current quality
is achieved, as shown in Fig. 6(e).
The experiments have been performed on a small scale
laboratory set-up with the filter parameters specified in Table.
II. The AC power source (MX-35) from California Instruments
is used as a harmonic free grid emulator. The 3.1 mH inductor
is used to mimic the transformer leakage inductance. The
rated active power is injected into the grid at the unity power
factor. The experimental results are depicted in Fig. 7. The
circulating current is effectively suppressed by using the CI,
and it is shown in Fig. 7(a). The currents through the trap
branch and the damping branch are shown in Fig. 7(b). The
THD of the grid current is measured to be 1.9 %. The harmonic
spectrum of the measured grid current is shown in Fig. 8 along
with the specified harmonic current injection limits. Almost all
harmonics are within the allowable limits. However, some of
the harmonics around the 2fs are violating the limits due to
the high value of ac resistance of the trap branch Rt.
VI. CONCLUSION
The filter design for the high power converter using par-
allel interleaved VSCs is demonstrated. The 2.2 MVA, 690V
WECS is considered for the analysis. The theoretical harmonic
solution of the average pole voltage of two interleaved VSCs,
modulated using SVM with an interleaving angle of 180◦is
derived. Due to the interleaving the major harmonics in the
average pole voltage is concentrated around the twice of the
carrier frequency. The filter with LC trap branch is designed
to restrict the individual harmonic injection within the limit
prescribed by the BDEW standard. The desired harmonic
performance is achieved with a small value of the converter-
side inductor. The transformer leakage inductance is used as
a grid-side inductance and the use of any additional inductor
on the grid-side is avoided. The capacitor requirement in the
shunt branch is 0.02 pu, which results in low reactive power
consumption and low losses in the damping branch.
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Abstract—The voltage source converters (VSCs) are often con-
nected in parallel in a wind energy conversion system to match the
high power rating of the modern wind turbines. The effect of the
interleaved carriers on the harmonic performance of the parallel
connected VSCs is analyzed in this paper. In order to achieve low-
switching losses, the 60◦ clamp discontinuous pulsewidth modu-
lation (DPWM1) is used to modulate the VSCs. A step-by-step
design procedure of the line filter, which ensures the desired har-
monic performance under all operating conditions, is presented.
The analytical harmonic solution for the two parallel interleaved
VSCs is derived in order to obtain the worst case voltage magni-
tude of the individual harmonic components. The required value
of the filter admittance for the specific harmonic component is ob-
tained by using the worst case voltage magnitude and the allowable
harmonic injection limit. In order to achieve the desired filter per-
formance with optimal values of the filter parameters, the use of an
LC trap branch with the conventional LCL filter is proposed. The
expressions for the resonant frequencies of the proposed line filter
are derived and used in the design to selectively choose the values
of the line filter components. The analysis and design methodology
are also verified experimentally.
Index Terms—Discontinuous pulsewidth modulation (DPWM),
filter design, interleaving, parallel, trap filter, voltage source con-
verters (VSCs), wind power.
I. INTRODUCTION
THE power electronics converters play a vital role in in-tegrating a wind turbine into the power system [1]. The
full scale power converter is often used in modern wind energy
conversion system (WECS) due to its ability to provide the re-
active power compensation and a smooth grid connection for
the entire speed range, and it is generally realized using three-
phase two-level pulsewidth modulated voltage source converter
(VSC) [2]. The general trend is to use the wind turbines with
high output power (megawatt scale) [3], and the switching fre-
quency of the semiconductor devices employed in these systems
is often limited [4]. Therefore, large filters are required in order
to meet the stringent power quality requirements imposed by
the utility [5]. These filters occupy significant amount of space
in the overall system [6]. Moreover, considerable losses occur
in the filter components and the overall conversion efficiency
is compromised if large filter components are used [4]. They
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also result in increased cost of the overall converter system [7].
Therefore, the filter size should be made as small as possible to
achieve efficient, compact, and cost-effective WECS system.
Due to the limited power handling capability of the existing
semiconductor devices, the two-level VSCs are often connected
in parallel [8]–[11] to match the high power rating of the wind
turbine. The parallel connected VSCs can be operated with in-
terleaved carriers to reduce the value of the filter components
[12]–[18]. However, the carrier interleaving results in common-
mode voltage difference across the parallel VSCs. If the conven-
tional three limb three-phase differential mode inductor is used
without any additional circulating current filter, high common-
mode circulating current flows as there is no high permeability
magnetic path available for the common-mode flux in the three
limb three-phase differential mode inductor [19]. Another ap-
proach is to use the single-phase inductor, which acts as both the
circulating current filter and the line filter and permits the use of
the interleaved carriers without having any additional circulat-
ing current filter. However, the use of the single-phase inductor
does not bring any advantages in terms of size reduction of
the filter components [20] and a dedicated filter to suppress the
circulating current is often required.
The use of the parallel interleaved VSCs for the active power
filter application is presented in [13] and [14], where a common-
mode inductor is employed to suppress the circulating current
and the reduction in the size of the passive components is demon-
strated. A use of coupled inductor (CI) for suppressing the circu-
lating current is presented in [21], and substantial size reduction
of the filter components can be achieved by using the CI over the
single-phase line inductor solution [20]. However, the control
complexity increases as the precise control over the fundamen-
tal frequency circulating current is required in order to avoid the
saturation of the CI [22].
Some of the harmonic components that are present in the
switched output voltage of the individual VSCs can be canceled
by using the interleaved carriers. Miller et al. [12] studied the
line current harmonic cancellation effect of N parallel inter-
leaved VSCs. The effects of the pulsewidth modulation (PWM)
scheme, the interleaving angle, and the modulation indices on
the line current quality are analyzed in [15]. The optimal inter-
leaving angle to improve the line current quality is discussed in
[16].Mao et al. [17] presented a hybrid PWMscheme, involving
multiple switching sequences and different interleaving angles
to improve the line current quality.
The interleaved carriers in the parallel VSCs can reduce the
filtering requirement by phase shifting some of the harmonic
components and thus fully or partially cancel their contribution
in the line current. Further reduction in the values of the filter
0885-8993 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications standards/publications/rights/index.html for more information.
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Fig. 1. Grid-side converter of the WECS, comprised of two parallel VSCs with interleaved carriers, connected to the medium-voltage network by using a step-up
transformer: x = {A, B, C}.
components can be achieved by using a high-order filter [23].
The LCL filter is an attractive option [24]–[26], and it is com-
monly used in the WECS [2]. For the LCL filter, the admittance
transfer function is given as
YLC L (s) =
Ig (s)
VPWM(s)
∣∣∣∣∣
Vg =0
=
1
Lf LgCf
1
s(s2 + ω2r,LC L )
(1)
where Lf is the converter-side inductor, Lg is the grid-side
inductor, Cf is the filter capacitor, Ig is the grid current, Vg is
the grid voltage, and VPWM is the switched voltage of the VSC.
The resonant frequency of the LCL filter is given as
ωr,LC L =
√
Lf + Lg
Lf LgCf
. (2)
Due to the presence of the complex conjugate poles, the roll-off
of the high-frequency components (higher than the ωr,LC L ) is
−60 dB/decade. Therefore, the LCL filter offers good attenu-
ation to the high-frequency harmonic components, and it can
effectively reduce the differential mode electromagnetic inter-
ference (above 150 kHz) [24]. The switched voltages at the VSC
terminals have harmonic components concentrated around the
multiple of the carrier frequency. Due to the limited switching
capability of the semiconductor devices used in the high-power
applications, a fairly high value of the filter components is re-
quired for the LCL filter to attenuate the major harmonic com-
ponents (first carrier frequency and its sideband harmonics).
The value of the filter components can be reduced by using
an LC trap branch, which is tuned to attenuate the major carrier
harmonics and its sideband harmonics. This can be realized by
inserting an inductor in series with the capacitor of the LCL filter
[27]. The use of the LC trap branch to attenuate the sideband
harmonic components around the carrier frequency is proposed
in [27] and [28]. The multiple LC trap branches are used to
attenuate the carrier harmonic and its sideband harmonic com-
ponents around the carrier frequency and its multiple in [29]
and [30]. The admittance transfer function of the line filter with
the LC trap branch, commonly known as trap filter, is given as
Ytrap(s) =
(
1
(Lf + Lg ) +
Lf Lg
Lt
)
s2 + ω2t
s(s2 + ω2r,trap)
. (3)
The resonant frequencies are given as
ωt =
1√
LtCf
ωr,trap =
1√(
Lf Lg
Lf +Lg
+ Lt
)
Cf
(4)
where Lt is the inductor inserted in series with the capacitor Cf
of theLCLfilter. From (4), it is evident that theωr,trap is less than
the ωt . Due to the introduction of the complex conjugate zeros,
the roll-off of the high-frequency components (higher than the
ωt) is −20 dB/decade. This leads to a poor attenuation of the
high-frequency harmonic components. On the contrary, the LCL
filter offers good attenuation to the high-frequency harmonic
components. Therefore, the LC trap branch along with the LCL
filter can be used to achieve the desired filtering performance
(both at the low- and high-frequency components) with small
values of the filter components. The use of such a filter for
single VSC is presented in [31]. However, the high-frequency
attenuation is compromised due to insertion of the damping
resistor in series with the capacitive branch.
The VSCs are often connected in parallel in the WECS and
the use of interleaved carriers to fully or partially cancel the
effect of some of the harmonic frequency components is pro-
posed in this paper. The design procedure of the LCL filter with
additional LC trap branch of two parallel interleaved VSCs is
presented. The paper is organized as follows: The operation of
the parallel interleaved VSCs is briefly described in Section II.
The analysis of the proposed high-order line filter is discussed in
Section III and the filter design constraints along with the step-
by-step design procedure are presented in Section IV. The
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Fig. 2. Modulation waveform of 60◦ clamp PWM (DPWM1) scheme with
modulation indexM = 1.
simulation and the experimental results are finally presented
in Section V to verify the analysis.
II. PARALLEL INTERLEAVED VOLTAGE SOURCE CONVERTERS
The carrier signals of the parallel connected VSCs in WECS
(see Fig. 1) are interleaved to reduce the value of the filter com-
ponents. The effect of the interleaved carriers on the operation
of the parallel VSCs is analyzed in this section.
The interleaved operation of the parallel VSCs:
1) improves the line current quality;
2) reduces the switch current ripple of each VSC, provided
the circulating current is suppressed effectively.
Therefore, the value of the filter components can be reduced.
However, additional inductive filter is required to suppress the
circulating current. A CI is used as a circulating current filter
[15], [20]–[22], [32]–[34] due to its effectiveness in suppress-
ing the circulating current. Multiple parallel interleaved VSCs
with magnetic coupling between the parallel interleaved legs
of the corresponding phase can be realized using the following
configurations [21]:
1) whiffletree configuration;
2) cyclic cascade configuration;
3) using amagnetic structure withmultiple parallel magnetic
limbs.
In addition to suppress the circulating current, the CI also per-
forms the function of averaging the switched output voltage of
the parallel interleaved legs [21]. The values of the line filter
components depend on the magnitude of the individual har-
monic component in the average output voltage, which is the
same in all of the abovementioned CI configurations. Therefore,
the line filter design can be carried out independently, without
considering the circulating current filter arrangement.
In this paper, theWECSwith two parallel interleaved VSCs is
considered. However, the line filter design approach, presented
in this paper, can be used for any number of parallel interleaved
VSCs. The use of the LC trap branch with the conventional LCL
filter is proposed. The converter-side inductor Lf , the grid-side
inductor Lg , and the capacitor Cf forms the LCL filter. The
series connection of the Lt and Ct forms the LC trap branch.
The WECS is connected to a medium-voltage network by us-
ing a step-up transformer. The leakage inductance of a step-up
transformer often ranges from 0.04 to 0.06 p.u. [35], and it is
considered as a part of the grid-side inductance Lg .
The interleaving angle of 180◦ is used as it results in op-
timal harmonic performance at high-modulation indices [16].
Fig. 3. Effect of the interleaved carriers. The pole voltages of phase A of the
individual VSCs and their average VA ,avg and difference VA ,diff are depicted.
Themodulation index isM = 1, the interleaving angle is 180◦ and the reference
space vector angle is ψ = 45◦.
The closed-form analytical solution to determine the individual
voltage harmonic components of the pulsewidthmodulated volt-
age is derived.Moreover, the relationship between themaximum
value of the switch current ripple and the converter-side inductor
is also obtained in this section.
A. Modulation Scheme
The 60◦ clamp discontinuous PWM (DPWM1) [36] scheme
clamps the output terminals of the VSCs to the positive and the
negative terminals of the dc-link for a 60◦ interval each in a
fundamental cycle, as shown in Fig. 2. The clamping intervals
of 60◦ are arranged around the positive and negative peak of
the fundamental reference voltage. For the applications, where
the displacement power factor is close to unity, the switching is
avoided when the current through the devices is near its peak
[37]. In addition to the active power, the WECS is also required
to provide reactive power within a power factor range of 0.95
leading to 0.95 lagging. In this case, the use of the DPWM1
would result in the switching losses reduction up to 45% com-
pared to that of the continuous space vector modulation [38].
B. Voltage Harmonic Distortion
Equations (5)–(7) shown at the bottom of the next page, where
Vdc is the dc-link voltage, M is the modulation index, and
q = m + n(ω0/ωc).
As a result of the interleaved carriers, the pole voltages (mea-
sured with respect to the dc-link midpoint O in Fig. 1) of the
VSC2 are phase shifted by the interleaving angle with respect
to that of the VSC1. The pole voltages of phase A of two in-
terleaved VSCs are shown in Fig. 3. The resultant switched
voltage is an average of the individual pole voltages. The dif-
ference between the average of the pole voltages and the grid
voltage (VA,avg − VA,g ) appears across the line filter, whereas
the difference in the pole voltages (VA10 − VA20) is the potential
across the circulating current filter Lc . The equivalent circuit of
the hth harmonic component with two parallel interleavedVSCs
is shown in Fig. 4. The harmonic components in the grid current
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Fig. 4. Equivalent circuit of the hth harmonic with two parallel interleaved
VSCs (h = 1).
depend on the magnitude of the individual harmonic compo-
nents in the average pole voltage and the line filter admittance.
Therefore, the magnitude of the individual harmonics compo-
nents of the average pole voltage is derived hereafter.
As a result of the modulation, the pole voltages have undesir-
able harmonic components in addition to the desired fundamen-
tal component. This harmonic components can be represented
as the summation series of sinusoids [36], characterized by the
carrier index variable m and the baseband index variable n as
shown in (5). The hth harmonic component is defined in terms
ofm and n, and it is given as
h = m
(
ωc
ω0
)
+ n (8)
where ω0 is the fundamental frequency and ωc is the carrier
frequency.
The harmonic coefficients Amn and Bmn in (5) are evalu-
ated for each 60◦ sextant using the double Fourier integral. The
closed-form theoretical harmonic solution for the first VSC for
asymmetrical regular sampled DPWM1 is evaluated and given
in (6). The coefficients in (6) contains Jy (z), which represents
the Bessel functions of the first kind of the order y and argu-
ment z. The carrier signal for the second VSC is phase shifted
by an interleaving angle of 180◦. The theoretical harmonic so-
lution for the second VSC is also evaluated. The magnitude of
the individual harmonic components is the same in both of the
VSCs. However, some of the harmonic components in the pole
f(t) =
A00
2
+
∞∑
n=1
[A0n cos(n[ω0t + θ0 ]) + B0n sin(n[ω0t + θ0 ])]
+
∞∑
m=1
[Am0 cos(m[ωct + θc ]) + Bm0 sin(m[ωct + θc ])]
+
∞∑
m=1
∞∑
n=−∞
n = 0
[Amn cos(m[ωct + θc ] + n[ω0t + θ0 ]) + Bmn sin(m[ωct + θc ] + n[ω0t + θ0 ])] (5)
Amn1 =
4Vdc
qπ2
×
⎛
⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎝
π
3 Jn (q
π
2
√
3M) cos(nπ6 ) sin[(m + n)
π
2 ] cos(
qπ
2 )
+ 12n sin(
nπ
6 )
(
sin[(q + m) π2 ] − cos(nπ) sin[(q − m) π2 ]
)
|n = 0
+ 1n sin(
nπ
6 ) cos(
nπ
3 )J0(q
π
2
√
3M)
(
sin[(q + m) π2 ] cos(nπ) − sin[(q − m) π2 ]
)
|n = 0
+
∞∑
k=1
k = −n
1
n+k Jk (q
π
2
√
3M) sin[(n + k)π6 ] cos[(2n + k)
π
6 ](
cos[(n + k)π] sin[(k + q + m)π2 ] + sin[(k − q + m) π2 ]
)
+
∞∑
k=1
k = n
1
n−k Jk (q
π
2
√
3M) sin[(n − k) π6 ] cos[(2n − k)π6 ](
cos[(n − k)π] sin[(k + q + m) π2 ] + sin[(k − q + m) π2 ]
)
⎞
⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎠
(6)
Amn,avg =
4Vdc
qπ2
×
⎛
⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎝
π
3 Jn (q
π
2
√
3M) cos(nπ6 ) cos(
mπ
2 ) sin(
nπ
2 ) cos(
qπ
2 )
+ 12n sin(
nπ
6 ) sin(
qπ
2 ) cos(
mπ
2 )[1 − cos(nπ)][1 − 2 cos(nπ3 )J0(q π2
√
3M)]|n = 0
+
∞∑
k=1
k = −n
1
n+k Jk (q
π
2
√
3M) sin[(n + k)π6 ] cos(
mπ
2 ) cos[(2n + k)
π
6 ](
cos[(n + k)π] sin[(k + q)π2 ] + sin[(k − q) π2 ]
)
+
∞∑
k=1
k = n
1
n−k Jk (q
π
2
√
3M) sin[(n − k) π6 ] cos(mπ2 ) cos[(2n − k)π6 ](
cos[(n − k)π] sin[(k + q)π2 ] + sin[(k − q) π2 ]
)
⎞
⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎠
(7)
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Fig. 5. Theoretical harmonic spectrum with the modulation indexm = 0.95
and pulse ratio ωc /ω0 = 51. (a) Harmonic spectrum of the pole voltage of
the individual VSC. (b) Harmonic spectrum of the average pole voltage of the
interleaved VSCs with an interleaving angle of 180◦.
voltage of VSC2 are in phase opposition to that of the VSC1.
As a result, these harmonic components do not appear in the
harmonic spectra of the average pole voltage.
The theoretical closed-form harmonic solution of the aver-
age pole voltage is given by (7) and the harmonic spectrum for
the modulation index M = 0.95 is also depicted in Fig. 5 (b).
The double summation term in (5) is the ensemble of all pos-
sible frequencies, formed by taking the sum and the difference
between the carrier harmonics, the fundamental waveform and
its associated baseband harmonics [36]. Careful examination of
(7) reveals that the cos(mπ2 ) term appears as a multiplication
factor in each summation term. As a result, the harmonic coeffi-
cients in (7) are zero for all the odd multiple of the carrier index
variablem. Therefore, the side band harmonics around the odd
multiple of the carrier harmonic frequencies are reduced. This is
evident from Fig. 5(b), where the pulse ratio is ωc/ω0 =51. The
magnitude of the harmonic components around the 51th har-
monic and its odd multiple is reduced considerably compared
to that of the individual VSC, as shown in Fig. 5. Also, the
magnitude of all even harmonic components is negligible. This
happens due to the presence of the sin(nπ2 ) as a multiplication
term in the nth order Bessel function, as given in (7).
C. Switch Current Ripple
The switch current ripple influences the design of both the
passive and the active components. Therefore, the maximum
value of the peak-to-peak switch current ripple for interleaved
VSCs is derived in this section. Due to the phase symmetry,
only the current through the semiconductor devices of phase A
is analyzed.
Even when the carriers are not interleaved, small circulating
current flows due to the hardware and control asymmetries.
Due to the interleaved carriers, this current further increases.
Therefore, the switch currents Ix,1 and Ix,2 have the following
two distinct components:
1) the component contributing to the resultant line current;
2) the circulating current;
and the switch current can be given as
Ix,1 = Ix1 + Ix,c
Ix,2 = Ix2 − Ix,c
(9)
where x = phase [A,B,C]. Ix1 and Ix2 are the components
of the switch currents contributing to the resultant line current
and Ix,c is the circulating current. By neglecting the effect of
the hardware and the control asymmetries, the line current is
assumed to be shared equally between the VSCs (Ix1 = Ix2).
From (9), the circulating current can be given as
Ix,c =
Ix,1 − Ix,2
2
(10)
and the dynamic behavior of the circulating current can be de-
scribed as
dIx,c
dt
=
Vx1O − Vx2O
Lc
(11)
where Lc is the inductance offered to the circulating current. A
CI is used as a circulating current filter due to its effectiveness in
suppressing the circulating current. The CI is constructed with-
out introducing any intentional air gap in the magnetic flux path.
As a result, it offers high inductance to the circulating current
and thus the contribution of the circulating current toward the
switch current can be neglected. This assumption is also verified
by the experimental studies given in Section V.
The resultant current Ix is assumed to be shared equally
between the VSCs and by neglecting the contribution of the
circulating current, the switch current is given as
Ix,1 = Ix,2 
Ix
2

Ix,f
2
+
ΔIx
2
(12)
where Ix,f is the fundamental frequency component of the line
current and theΔIx is the ripple current.
D. Ripple Component of the Resultant Line Current ΔIx
The switch current ripple is half of the ripple component of
the resultant line current ΔIx and the relationship between the
ΔIx and Lf is derived in this section. In the interest of brevity,
following assumptions are made:
1) the grid voltage is assumed to be free from the harmonic
distortions;
2) the fundamental component of the switch current is as-
sumed to be in phase with the fundamental component of
the reference voltage.
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Fig. 6. Active and the zero vectors to synthesize a given reference vector and
corresponding error voltage vectors.
Fig. 7. d-Axis component of the harmonic flux ripple over a carrier cycle
of two parallel VSCs and their average. The interleaving angle is 180◦ and
reference space vector angle ψ = 0◦.
The reference space voltage vector is synthesized using the
discrete voltage vectors such that the volt-second balance is
maintained. The difference between the applied voltage vector
and the reference space vector is known as the error voltage
vector, and it is illustrated in Fig. 6 . The harmonic flux vector
is a time integral of this error voltage vector, and it is directly
proportional to the ripple current [39]–[41]. For the parallel
interleaved VSCs, the flux linkage in the converter-side inductor
Lf is the average of the harmonic flux vectors of the individual
VSCs.
The harmonic flux vector can be decomposed into d-axis
and q-axis components. For the unity power factor operation,
the switch current ripple for phase A becomes maximum for
the reference space vector angle ψ = 0◦. At this instant, the
ripple current of phase A can be obtained by only evaluating the
d-axis component of the harmonic flux vector, and it is given
as
−→
V derr,1T1 =
2
3
Vdc [cos ψ − 34M ]T1 (13a)
−→
V derr,2T2 =
2
3
Vdc [cos(60◦ − ψ) − 34M ]T2 (13b)
−→
V derr,zTz = −12VdcMTz (13c)
where T1 , T2 , and Tz are the dwell time of voltage vectors−→
V1 ,
−→
V2 , and
−→
V0/
−→
V7 , respectively. The d-axis component of the
harmonic flux ripple for individual VSCs and their average flux
ripple for ψ = 0◦ are depicted in Fig. 7.
Fig. 8. Single-phase equivalent circuit of the LCL filter with additional LC
trap branch.
The peak-to-peak value of the resultant d-axis harmonic flux
for ψ = 0◦ is given as
λd(pp) =
Vdc(1 − 34 M)( 32 M − 1)
3fc
. (14)
This is equal to the peak-to-peak value of the flux linkage in the
Lf and the peak-to-peak current ripple in the Ix is given as
ΔIx(pp) =
Vdc(1 − 34 M)( 32 M − 1)
3fcLf
. (15)
Considering an equal current sharing between the VSCs, the
peak-to-peak value of the switch current ripple is half of the
ΔIx(pp) . From (15), it is evident that the switch current ripple is
the function of a dc-link voltage Vdc , the modulation indexM ,
and the switching frequency fc . For the given Vdc and fc , the
peak-to-peak value of the switch current ripple is maximum for
the modulation index ofM = 1, and it is given as
ΔIx1(pp,max) =
Vdc
48fcLf
. (16)
Once the desiredmaximumvalue of the switch current is chosen,
the minimum value of the converter-side inductance Lf,min can
be obtained using (16) Equations (17)–(19) as shown at the
bottom of the next page.
III. LINE FILTER
The line filter arrangement for the parallel interleaved VSCs
is shown in Fig. 1 and its single-phase equivalent circuit is
also depicted in Fig. 8. The converter-side inductor Lf , the
grid-side inductor Lg , and the capacitor Cf forms the LCL
filter. The series connection of the Lt and Ct forms the LC trap
branch. The Lf and Lg are designed to carry the rated current
and the equivalent series resistance (ESR) of these inductors
are normally small [42] compared to the Lt and its effect in
the low-frequency region (up to 9 kHz) can be neglected for the
filter design. The admittance transfer function of the filter (only
considering the ESR of the LC trap branch) is given by (17). The
resonant frequencies of the complex conjugate poles are given
by (18). The complex conjugate zeros are also introduced due
to the presence of the LC trap branch, and it is given as
ωt =
1√
LtCt
. (20)
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Fig. 9. Variation of the magnitude of the admittance transfer function of the
line filter with frequency.
The quality factors are given as
Qt =
1
Rt
√
Lt
Ct
Qr1 =
1
RtCt
1
ωr1
(ω2r2 − ω2r1)
(ω2r2 − ω2t )
Qr2 =
1
RtCt
1
ωr2
(ω2r2 − ω2r1)
(ω2t − ω2r1)
(21)
where Rt is the ESR of the LC trap branch.
The variation of the magnitude of the admittance transfer
function of the line filter with respect to the frequency is de-
picted in Fig. 9. The magnitude of the simplified admittance
transfer function closely matches with magnitude of the actual
filter transfer function (considering the ESR of all the filter com-
ponents) in the low-frequency region, as shown in Fig. 9. The
effect of the additional LC trap branch is evident in the vicinity
of the frequency of 2fc , as shown in Fig. 9. The magnitude of
the admittance transfer function of the trap filter proposed in
[27] and [28] is also plotted in Fig. 9 for comparison. Due to the
presence of the capacitive branch C, the line filter offers a good
attenuation to the high-frequency components. Therefore, it can
effectively reduce the differential mode electromagnetic inter-
ference (above 150 kHz). However, the additional pole pairs
TABLE I
BASE VALUES FOR PER-UNIT SYSTEM
Parameters Base Values (Analysis) Base Values (Experiments)
Power 2.2 MVA (2 MW) 11 kVA (10 kW)
Voltage 690 V 400 V
Current 1840 A 15.87 A
Frequency 50 Hz 50 Hz
Inductance 688 μH 46 mH
Capacitance 14 709 μF 218 μF
with a resonant frequency ωr2 are present in the proposed filter,
as shown in Fig. 9. The value of the resonant frequency ωr1
of the proposed filter is slightly less than that of the trap filter
ωr,trap and it is important to incorporate necessary damping
to avoid amplification of the harmonic components, present in
close proximity of ωr1 . The parallel Rd/Cd branch is used to
provide necessary damping at ωr1 . However, the introduction of
the damping branch slightly reduces the attenuation offered to
the high-frequency harmonic components, as shown in Fig. 9.
IV. FILTER DESIGN
The filter is designed for a 2.2-MVAWECS system shown in
Fig. 1. The WECS is connected to a medium-voltage network
using a step-up transformer. The leakage inductance of a step-up
transformer often ranges from 0.04 to 0.06 p.u. [35], and it is
considered as a part of the grid-side inductance Lg . The anal-
ysis and the design methodology are also verified by perform-
ing experiments on a small-scale (11 kVA) laboratory setup.
The base values for both of the systems are given in Table I.
The filter design constraints and the step-by-step design proce-
dure are given in this section.
A. Design Constraints
1) Harmonic Current Injection Limits: The harmonic cur-
rent injection limit for a generator connected to the medium-
voltage network, specified by the German Association of
Energy and Water Industries (BDEW) [5], [26], [43], is con-
sidered in this paper. The permissible harmonic current injec-
tion is determined by the apparent power of the WECS and the
short-circuit ratio (SCR) at the point of the common coupling
Ix,g (s)
Vx,avg(s)
∣∣∣∣∣
Vg =0
=
(
1
Lf LgC
)
s2 + ωtQt s + ω
2
t
s(s2 + ωr 1Qr 1 s + ω
2
r1)(s2 +
ωr 2
Qr 2
s + ω2r2)
(17)
ωr1 =
1√
2
√√√√( 1
LC
+
1
LtCeq
)
−
√
1
LC2
[
1
L
+
2(Ct − C)
LtCt
]
+
1
L2t C
2
eq
ωr2 =
1√
2
√√√√( 1
LC
+
1
LtCeq
)
+
√
1
LC2
[
1
L
+
2(Ct − C)
LtCt
]
+
1
L2t C
2
eq
(18)
where L =
Lf Lg
Lf + Lg
and Ceq =
CCt
C + Ct
(19)
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TABLE II
BDEW HARMONIC CURRENT INJECTION LIMITS FOR THE WECS CONNECTED
TO THE 10-KV MEDIUM-VOLTAGE NETWORK
Harmonic Order h Current Injection Limit (A/MVA/SCR)
5 0.058
7 0.082
11 0.052
13 0.038
17 0.022
19 0.018
23 0.012
25 0.01
Even-ordered h < 40 0.06 / h
40 < h < 180 0.18 / h
Fig. 10. BDEW [5] harmonic current injection limits for 2.2 MVAWECS on
the low-voltage side of the transformer with SCR=20.
(PCC). The maximum current injection limit of the individual
harmonic components up to 9 kHz is specified in the standard
and the limits for the WECS connected to the 10-KV medium-
voltage network are given in Table II. Special limits are set for
the odd-ordered integer harmonics below the 25th harmonic, as
given in Table II. The SCR is taken to be 20 and the allowable
injection limits of individual harmonic components on the low-
voltage side (690V) for the 2.2-MVAWECS are calculated. The
calculated current injection limits for the individual harmonic
components are shown in Fig. 10.
2) Maximum Switch Current Ripple: The controllability of
the system is affected if the switch current has a high ripple
content [6]. Therefore, the maximum value of the peak-to-peak
switch current ripple is restricted to 0.45 p.u. in this design.
3) Reactive Power Consumption: The current flowing
through the semiconductor devices, the converter-side filter in-
ductor Lf and the circulating current filter Lc can be minimized
by limiting the current drawn by the shunt branches of the line
filter. Moreover, when VSCs are modulated using DPWM1, the
switching losses increase with the increase in the phase differ-
ence between the reference voltage and the fundamental com-
ponent of the switch current. Therefore, the switching losses can
also beminimized bymaking the reactive power consumption of
the line filter as small as possible. The grid voltage may vary
over a range of 1 ± 0.1 p.u. and the reactive power consumption
of the shunt branches of the line filter is restricted to 0.05 p.u.
for the maximum grid voltage of 1.1 p.u.
Fig. 11. Magnitude of the individual voltage harmonic component of the
average pole voltage.
Fig. 12. Filter admittance plot for different values of α.
B. Filter Design Procedure
The value of the line filter components is mainly determined
based on:
1) the individual voltage harmonic components that appear
across the line filter;
2) the maximum value of the switch current ripple.
The magnitude of the individual harmonic frequency compo-
nents that appears across the line filter is determined by the
difference of the magnitude of the corresponding harmonic fre-
quency component in the average of the phase voltages of the
parallel interleaved legs and the magnitude of the same har-
monic frequency component in the grid voltage. The average of
the phase voltages of the parallel interleaved legs is indepen-
dent of the arrangement of the CI. Therefore, the design of the
line filter can be carried out independently. The interleaved op-
eration of the parallel VSCs partially or completely eliminates
some of the voltage harmonic components in the average of the
phase voltages of the interleaved legs. Therefore, the reduction
in the value of the line filter components can also be achieved.
A step-by-step design procedure for the proposed line filter is
illustrated in this section.
1) Virtual Voltage Harmonics: The magnitude of the indi-
vidual harmonic components in the injected grid current is the
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Fig. 13. Single-phase equivalent circuit of the LCL filter with additional LC
trap and a Cd /Rd damping branch.
Fig. 14. Worst case variation in the resonant frequencies as a function of β .
Fig. 15. Admittance plot of the designed filter. The effect of the grid induc-
tance variation is also depicted.
multiplication of themagnitude of the respective harmonic com-
ponent in the averaged pole voltage and the admittance offered
by the filter at that harmonic frequency. The theoretical har-
monic solution of the Vx,avg can be obtained using (7). From
(7), it is evident that the harmonic coefficients are the function of
the dc-link voltage Vdc and the modulation indexM . Therefore,
for a given value of the dc-link voltage, the magnitude of the in-
dividual harmonic components varies with themodulation index
M . The magnitudes of the individual voltage harmonic compo-
nent of Vx,avg for the different modulation indices are shown
in Fig. 11. In order to satisfy the harmonic current injection
limit over the entire operating range, the worst case magnitude
of the individual harmonic components of Vx,avg is required.
Fig. 16. Single-phase equivalent circuit of the LCL filter with parallelRd /Cd
damping branch.
Fig. 17. Admittance plot of the designed LCL filter, with Lf = 0.065 p.u.
(44.75 μH), Lg = 0.09 p.u. (62 μH), Cf = 0.08 p.u. (1200 μF), and Cd =
0.08 p.u. (1200 μF).
The spectrum comprises the maximum values of the individual
voltage harmonic components over the entire operating range
and it is defined as a virtual voltage harmonic spectrum (VVHS)
[26].
VVHS for the considered modulation range and the maxi-
mum value of the dc-link voltage is calculated and it is depicted
in Fig. 11. The magnitude of most of the harmonic components
(except those harmonic components, which are present around
the even multiple of the carrier harmonic) increases as the mod-
ulation index approaches the lower limit. On the other hand,
the harmonic components around the even multiple of carrier
frequency harmonic increases with increase in the modulation
index (see Fig. 11).
2) Required Filter Admittance: The worst case filter admit-
tance requirement is obtained from the harmonic current injec-
tion limit and the VVHS of the phase voltage. The required
admittance for the hth harmonic component is given as
Y ∗h =
I∗h,BDEW
Vh,VVHS
(22)
where I∗h,BDEW is the BDEW current injection limit of the hth
harmonic component and Vh,VVHS is the voltage magnitude of
the corresponding harmonic component in VVHS of the phase
voltage. The VVHS of the average pole voltages comprises a
common mode component in all phase, which gets canceled
out in the line-to-line output voltage. The VVHS of the phase
voltages is obtained by removing this commonmode component
from the VVHS of average pole voltages.
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TABLE III
FILTER PARAMETERS OF THE PROPOSED FILTER AND THE LCL FILTER
Parameters Proposed Filter LCL filter
Lf + Lg 61.92 μH (0.09 p.u.) 106.75 μH (0.155 p.u.)
Capacitor (Cf + Cd + Ct ) 566 μF (0.0386 p.u.) (Cf + Cd ) 2400 μF (0.16 p.u.)
Trap inductor Lt 3.3 μH (0.0048 p.u.) -
3) Selection of the LC Trap Branch Parameters: As a result
of the interleaved carriers with an interleaving angle of 180◦, the
magnitude of the harmonic components around the odd multi-
ple of the carrier frequency is reduced considerably. Therefore,
the major voltage harmonic components appear around the sec-
ond carrier frequency harmonic (2fc ), as shown in Fig. 11. The
line filter should offer small admittance to these harmonic com-
ponents, which can be achieved by tuning the LC trap branch,
such that the resonant frequency ωt is equal to 2fc .
The resonant frequency of the LC trap branch is given by (20).
The attenuation offered by the filter to the base band harmonics
of the second carrier frequency harmonic depends on the quality
factor of the LC trap branch, given by (21). Themagnitude of the
voltage harmonic components in vicinity of the second carrier
frequency harmonic increases with increase in the modulation
index, as shown in Fig. 11. Therefore, the required value of the
quality factor of the LC trap branch strongly depends on the
maximum operating value of the modulation indexM .
The capacitors are available in standard values and the se-
lection of the values of the Lt and Ct to realize the required
value of the quality factor is driven by the availability of the
capacitor. The value of Ct is chosen to be 0.02 p.u. in this de-
sign. The value of Lt is taken to be 0.0048 p.u. in order to have
the resonant frequency of the trap branch at twice the switching
frequency. The quality factor of the trap branch is 25, which is
sufficient to achieve the required attenuation around the second
carrier frequency harmonics.
4) Selection of Lf , Lg , and C: As a result of an interleaved
carrier, the voltage magnitude of the odd multiple of the carrier
harmonics and its side bands is reduced considerably, as shown
in Fig. 11. The proposed line filter introduces a resonance at ωr1
and ωr2 . The damping requirement can be reduced by choos-
ing the filter parameters such that the resonances occur at the
frequencies where the magnitude of the voltage harmonics are
small.
The values ofωr1 andωr2 are chosen to be 2.05 and 7.65 kHz,
respectively. Once the values of ωt , ωr1 , and ωr2 are decided,
theQr1 andQr2 are obtained using (21). From these values, the
Ceq is calculated, which is given as
Ceq =
( 1
Lt
) 1
ω2r1 + ω
2
r2 +
ωr 1 ωr 2
Qr 1 Qr 2
− ω 2r 1 ω 2r 2
ω 2t
. (23)
For the given values of the ωt , ωr1 , and ωr2 , the product of L
and C is given as
LC =
ω2t
ω2r1ω
2
r2
. (24)
As the value of Ct is already fixed, the value of C can be
obtained using (19) and (23). The desired value of the L can
be achieved by selecting the proper values of Lf and Lg . Many
possible combinations of Lf and Lg exist. Let
Lg = αL (25)
where α is a constant, and it is greater than one. Using (19) and
(25), Lf can be given as
Lf =
( α
α − 1
)
L. (26)
For the given range of grid voltage variation, the maximum
value of the dc-link voltage, which is required to ensure the VSC
operation in a linear modulation range, is decided by the value of
the inductance (Lf + Lg ). Therefore, Lf + Lg should be made
as small as possible. The minimum value of Lf + Lg can be
obtained by selecting α = 2, where the values of Lf and Lg
are equal. However, from a cost point of view, this combination
may not be optimal. For α > 2, the value of Lg is more than
the value of Lf . The reverse is true for 1  α  2. The value of
α = 2 is taken as the starting point. In case a harmonic injection
limit is violated, the design is discarded and a new value of the
α will be selected. The maximum value of the α is limited by
the switch current ripple, and it is given as
αmax =
1
1 − 48Lfc ΔIx 1 ( p p , m a x )Vd c
. (27)
In case a harmonic injection limit is violated evenwithαmax , the
design is discarded and new design will be evaluated by chang-
ing the parameters of the LC trap branch. The filter admittance
plot for different values of α is shown in Fig. 12 .
As mentioned earlier, appropriate damping is required to
avoid amplification of the harmonic components around ωr1
and ωr2 . Therefore, a Cd/Rd branch has been added. The ca-
pacitive branch is split into two separate branches and a resistor
is inserted in one of the branches, as shown in Fig. 13 . Let
Cd = βC
Cf + Cd = C.
(28)
The introduction of the Cd/Rd damping branch changes the
resonant frequencies ωr1 and ωr2 . The worst case change in
the resonant frequency can be obtained by settingRd = ∞ [44].
Theworst case variation in the resonant frequencies as a function
of β is shown in Fig. 14 .ωr1 varies in a small range, whereas the
variation in ωr2 is more and increases sharply as β approaches
one. For a given value of Rd , the losses in the damping branch
and admittance offered to the high-frequency components also
increase as β approaches one. In order to restrict the variation
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Fig. 18. Grid current controller structure.
TABLE IV
PARAMETERS FOR SIMULATION AND EXPERIMENTAL STUDY
Parameters Simulation Study Experiment
Power 2.2 MVA (2 MW) 11 kVA (10 kW)
Switching frequency 2.55 kHz 2.55 kHz
AC voltage (line-to-line) 690 V 400 V
DC-link voltage 1080 V 650 V
Lf 13.76 μH (0.02 p.u.) 0.87 mH (0.019 p.u.)
Lg (+ Transformer leakage) 48.16 μH (0.07 p.u.) 3.1 mH (0.0675 p.u.)
Trap capacitor Ct 294 μF (0.02 p.u.) 4.4 μF (0.02 p.u.)
Trap inductor Lt 3.3 μH (0.0048 p.u.) 220 μH (0.0048 p.u.)
Capacitor Cf = Cd 136 μF (0.0093 p.u.) 2 μF (0.0093 p.u.)
in the resonant frequencies in a narrow range and to reduce the
inventory [25], β is taken to be 0.5.
The Cd/Rd damping branch introduces an additional zero
(z = −1/CdRd ) and a pole (p = z/γ and γ < 1) in the ad-
mittance transfer function of the line filter. The value of γ can
be obtained by solving the denominator polynomial, as given
in the Appendix. Considering the complexity involved in solv-
ing the quintic function, only the information of the additional
zero is used to obtain the minimum value of the damping re-
sistor, Rd,min . Once Rd,min is obtained, the required value of
the damping resistor Rd is determined by using the frequency
response characteristic of the filter admittance transfer function
given in the Appendix. The improved resonance damping can be
achieved by selecting Rd and Cd such that the |z| < ωr1 [44].
Using this relation, the minimum value of the required damping
resistor Rd,min can be obtained, and it is given as
Rd,min =
1
ωr1Cd
. (29)
The line filter is designed by following the above mentioned
procedure. The final filter parameters are given in Table IV and
the its admittance plot is also depicted in Fig. 15. The effect of
the line impedance (Lgrid ) variation on the filter performance is
also shown. The value of ωr1 reduces slightly with the increase
in the grid impedance, whereas the ωt remains unaltered.
5) Comparison With the LCL Filter: Reduction in the value
of the filter components is achieved using the proposed high-
order filter. This has been verified by comparing the values of
the filter components of the proposed filter with that of the LCL
filter.
The single-phase equivalent circuit of the LCL filter with the
parallel Rd/Cd damping branch is shown in Fig. 16. Lf is the
converter-side inductor, Lg is the grid-side inductor, and Cf is
the filter capacitor. The parameters of the damping branch are
chosen as per the procedure specified in [6]. The admittance
Fig. 19. Root loci of the closed-loop system with the designed controller. The
closed-loop poles are marked using “x”.
Fig. 20. Step response of the controller. The d-axis current reference is
changed from 0.5 to 1 p.u. at t = 0.1 s.
transfer function of the LCL filter is given by (1). The value
of the filter components of the LCL filter is chosen such that
the filter admittance is less than the required value of the filter
admittance for the harmonic frequency components up to 9 kHz
(as per the BDEW limits). The admittance plot of the LCL filter
along with the required filter admittance is shown in Fig. 17.
The values of the filter components of the designed LCL filter
are given in Table III, along with the filter parameters of the
proposed filter. The total shunt capacitance (Cf + Cd + Ct) in
the proposed filter is 0.0386 p.u., against the 0.16 p.u. in the LCL
filter. The reduction in the value of the shunt capacitor improves
the efficiency, as shunt capacitors draws reactive current and
increases resistive losses. In addition, it also increases switching
losseswhen theVSCs aremodulated using theDPWM1scheme.
The use of the proposed line filter result in 42% reduction in
the values of the series inductors (Lf + Lg ). This reduces the
volume of the inductive components, as inductors Lf and Lg
are designed to carry the rated value of the current and occupy
significant amount of space. The proposed line filter requires an
additional trap inductor Lt = 0.0048 p.u. However, the value of
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Fig. 21. Simulated currents of phase A with asymmetrical regular sampled
DPWM1 with an interleaving angle of 180◦. (a) VSC1: phase A current, (b)
circulating current, (c) resultant current, (d) current in LC trap branch, (e) current
through the Cf , and (f) grid current.
Lt is very small. In addition,Lt is placed in the shunt branch and
carries small current. Therefore, the volume of this additional
inductor is small compared to the reduction achieved in Lf and
Lg .
C. Controller Design
The grid current is controlled using the proportional–
integral (PI) controller (see Fig. 18). The control variables are
Fig. 22. Performance verification of the line filter. The harmonic spectrum of
the simulated grid current is depicted.
transformed to a synchronously rotating frame, which rotates
at the fundamental frequency of the grid voltage. The transfer
function of the PI controller is given by
GPI(s) = Kp +
Ki
s
(30)
whereKi is the integral gain and theKp is the proportional gain
of the PI controller. The control and PWM delay is represented
by the Gd(s). The transfer function of the filter Gf (s) is given
in the Appendix. The parameters of the designed filter are given
in Table IV. The continuous transfer functions are discretized
and the controller parameters are calculated in the discrete time
domain using the root locus theory. The controller is designed
to have a damping factor of 0.707. The parameters of the PI
controller to meet the given damping factor requirement are
Kp = 0.168 andKi = 1310. Fig. 19 shows the root locus in the
z-plane of the closed-loop system with the designed controller
parameters.
The pole map of the closed-loop system for varying values
of the grid-side inductance Lg is also shown in Fig. 19, where
Lg is the summation of the leakage inductance of the step-up
transformer and the line inductance Lgrid (inductance of the
electrical network between the PCC and the source). The value
of the Lg is varied from 0.07 to 0.17 p.u. With the increase in
the value of the Lg , the damping factor decreases from 0.707 to
0.5. However, the system remains stable with the designed PI
controller, as evident from Fig. 19.
V. SIMULATION AND EXPERIMENTAL RESULTS
The simulation study and the experimental verification is car-
ried out to verify the analysis and the design methodology and
the results are presented in this section.
A. Simulation Study
The simulations have been carried out using the PLECS sim-
ulation tool. The parameters used for the simulation study are
given in Table IV. The controller behavior to the step change
in the reference signal is shown in Fig. 20. The d-axis current
reference is changed from 0.5 to 1 p.u. The grid current tracks
the reference and transient performance is also found to be sat-
isfactory. Fig. 21 shows the simulated waveforms of the system,
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Fig. 23. Experimental results. (a) Ch1: VSC1 phase A current (IA ,1 ), Ch2:
VSC2 phase A current (IA ,2 ), Ch3: Circulating current (IA ,c ), Ch4: Resultant
current (IA ); and (b) Ch1: Current through the LC trap branch, Ch2: Current
through the Cf branch, Ch3: Grid current (IA ,g ), Ch4: Grid voltage at PCC.
operating under rated conditions with the unity power factor op-
eration. The harmonic spectrum of the simulated grid current is
obtained by using fast Fourier transform and plotted along with
the BDEW harmonic current injection limit in Fig. 22. The ma-
jor harmonic components around the second carrier harmonic
frequency are effectively suppressed. All harmonic components
are within the specified harmonic current injection limits.
B. Experimental Results
To verify the analysis and the design methodology, a line
filter for a small-scale (11-kVA) laboratory prototype with two
interleaved VSCs was designed. The parameters of the line filter
used in this setup are listed in Table IV. In order to avoid the
effect of the background harmonics present in the grid voltage,
an ac power source MX-35 from the California Instruments is
used as a harmonic free grid emulator. The grid impedance is
taken to be Zgrid =0.04 p.u. The control is implemented using
TMS320F28346 floating-point digital signal processor.
A 0.6-mH three-phase inductor is used as a converter-side
inductor. The circulating current filter LC has a leakage induc-
Fig. 24. Performance verification of the line filter of the laboratory prototype.
Fig. 25. Experimental results obtained by replacing transformer with equiva-
lent three-phase inductor. Ch1: current through the LC trap branch, Ch2: current
through the Cf branch, Ch3: grid current (IA ,g ), and Ch4: grid voltage.
tance of 0.27 mH. Therefore, the total converter-side inductance
Lf = 0.87 mH (0.019 p.u.). A three-phase, 10-kVA, 1:1 trans-
former is used. The leakage inductance of this transformer is
measured to be 3.1 mH (0.0675 p.u.), which is nearly equal to
the required value of the 0.07 p.u. Therefore,Lg is comprised of
the leakage inductance of the transformer only and an additional
inductor is avoided.
The experiment was performed at rated conditions with unity
power factor operation. Fig. 23 shows the experimental wave-
forms. The circulating current is effectively suppressed by using
CI, as shown in Fig. 23(a). As a result, the effect of the circulat-
ing current in the individual VSC currents can be conveniently
neglected. Therefore IA,1 ≈ IA,2 and the sum of these two cur-
rents (IA ) is also shown in Fig. 23(a). The maximum value of
the switch current ripple is 0.4 p.u. against the design constraint
of 0.45 p.u.
The current through the LC trap branch and the capacitive
branch Cf is shown in Fig. 23(b). The LC trap branch provides
low-impedance path to the second carrier frequency harmonic
and its side bands. Whereas, the capacitive branch Cf sinks the
high-frequency harmonic components. The injected current and
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TABLE V
MAGNITUDE OF THE CHARACTERISTIC HARMONICS WITH THE TRANSFORMER AND WITH EQUIVALENT INDUCTOR
Harmonic 5th 7th 11th 13th 17th 19th 23rd 25th
With transformer 294 mA 310 mA 67 mA 43 mA 20 mA 26 mA 18 mA 19 mA
With eq. inductor 112 mA 77 mA 12 mA 32 mA 20 mA 17 mA 12 mA 18 mA
voltage at the PCC are also shown in Fig. 23(b). The measured
grid current had a THD of 3.1% and the magnitude of the indi-
vidual harmonic component is plotted in Fig. 24. Themagnitude
of all the harmonic frequency components of the grid current is
lower than the specified BDEW harmonic current injection lim-
its. The major harmonics components around the second carrier
harmonic are suppressed effectively and the magnitude of these
components are also within the prescribed current injection lim-
its. The relative amplitude of the harmonic components in the
low-frequency range is more in the measured grid current than
on the simulated grid current. The even order harmonics are
mainly present due to the asymmetrical three limb structure of
the inductor Lf and the transformer (Lg ). The transformer also
draws nonlinear magnetizing current and increases the magni-
tude of the odd order harmonics as well. To validate the filter
performance, the experiment was also performed by replacing
the transformer with a 3.1-mH three-limb inductor. The grid
impedance is also set to zero. The grid current waveform is
shown in Fig. 25 and the measured grid current had a THD of
1.38%. The magnitude of the low-order odd harmonic compo-
nents present in the grid current is given in Table V and it is
compared with the magnitude of the corresponding harmonic
components of a grid current with a transformer. The mag-
nitude of the low-order harmonic components is significantly
smaller with the equivalent inductor than that with the trans-
former. Therefore, it is concluded that the magnetizing current
of the transformer significantly contributes toward the low-order
odd harmonic components of the grid current.
VI. CONCLUSION
A step-by-step design procedure of the line filter for the high-
power WECS is presented in this paper. In-depth analysis of
the effect of the interleaved carriers on the harmonic perfor-
mance of the parallel connected VSCs has been made. The
closed-form analytical harmonic solution for the two parallel
interleaved VSCs, modulated by asymmetrical regular sampled
DPWM1 scheme, is derived and the reduction in the magni-
tude of some of the harmonic components is demonstrated. The
effect of the interleaved carriers on the switch current ripple
is also analyzed. The set of the worst case individual voltage
harmonic components in the entire operating range (VVHS)
is derived, and it is used to obtain the required value of the
filter admittance for each harmonic components. The addi-
tional LC trap branch with the conventional LCL filter is used.
The characteristics of the proposed line filter is analyzed and
the design procedure to select the filter parameters, such that the
filter admittance closely matches with the required admittance
at all concerned harmonic frequencies is presented. Although
the design example presented in the paper considers DPWM1
as the modulation scheme, the proposed filter design approach
can be equally applicable to other PWM schemes as well. The
performance of the filter has been tested. The magnitude of the
individual harmonic components in the grid current is within
the harmonic current injection limits, specified by the BDEW
standards.
APPENDIX
Considering the single-phase equivalent circuit of the pro-
posed filter, as shown in Fig. 13, the admittance transfer of the
filter is given as
Ix,g (s)
Vx,avg(s)
∣∣∣∣∣
Vg =0
= G
s3 + A2s2 + A1s + A0
s(s5 + B4s4 + B3s3 + B2s2 + B1s + B0)
where
G =
(
1
Lf LgCf
)
A0 =
1
Lf CtCdRd
,A1 =
1
LtCt
+
Rt
LtCdRd
A2 =
Rt
Lt
+
1
CdRd
B0 =
Lf + Lg
Lf LgLtCtCf CdRd
,B1 =
Lf + Lg
Lf LgLtCf
(
1
Ct
+
Rt
CdRd
)
B2 =
Lf + Lg
Lf LgCf
(
Rt
Lt
+
1
CdRd
)
+
Cf + Cd + Ct
LtCf CtCdRd
B3 =
Lf + Lg
Lf LgCf
+
Cf + Ct
LtCf Ct
+
Rt(Cf + Cd)
Lf Cf CdRd
B4 =
Rt
Lt
+
Cf + Cd
Cf CdRd
. (31)
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Abstract—Parallel voltage-source converters (VSCs) require an
inductive filter to suppress the circulating current. The size of this
filter can be minimized by reducing either the maximum value of
the flux linkage or the core losses. This paper presents a modified
discontinuous pulsewidth modulation (DPWM) scheme to reduce
the maximum value of the flux linkage and the core losses in the
circulating current filter. In the proposed PWM scheme, the dwell
time of an active vector is divided within a half-carrier cycle to
ensure simultaneous occurrence of the same zero vectors in both
VSCs. A function to decide the ratio of the dwell time of the divided
active vector is also presented. The effect of the proposed PWM
scheme on the maximum value of the flux linkage and the core losses
is analyzed and compared with that of the space vector modulation
and 60◦ clamped DPWM schemes. The analytical expressions for
the maximum value of the flux linkage are derived for each of these
PWM schemes. In addition, the effect of the proposed PWM scheme
on the line current ripple and the switching losses is also analyzed
and compared. To verify the analysis, experimental results are
presented, which prove the effectiveness of the proposed PWM
scheme.
Index Terms—Circulating current, common-mode inductor,
coupled inductor, interleaving, parallel, pulsewidth modulation,
voltage source converters.
I. INTRODUCTION
THREE-PHASE voltage-source converter (VSC) is widelyused as a dc/ac converter in power electronics applica-
tions and often connected in parallel to meet the ever increas-
ing demand for higher power-rating converter [1], [2]. In grid-
connected application, the total harmonic distortion (THD) in
the line current should be low [3]. Due to limited switch-
ing frequency in the high-power converters, large filters are
required [4]. This leads to the increase in the size, weight, and
cost of the overall converter system. For VSC fed variable speed
machines, the harmonic distortion in the line current must be
low for satisfactory operation of the drive [5]. The harmonic
distortion depends primarily on the switching sequence, mod-
ulation index, and the switching frequency [5]. Several efforts
have beenmade to improve the performance of the VSC in terms
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Fig. 1. Two parallel interleaved VSCs with a common dc-link. The filter ar-
rangement for circulating current suppression using the CI and the CM inductor
is depicted, where X = {A, B, C} and n = {1, 2}.
of the harmonic distortion and switching losses by using optimal
switching sequences for modulation of the VSC legs [6]–[8].
The harmonic distortion in the line current can be reduced
by increasing the switching frequency. However, the switching
frequency of the semiconductor devices for high-power appli-
cations is often limited. The effective switching frequency can
be increased by using interleaved carriers in parallel-connected
VSCs, and the line current quality can be improved [9]. The
selection of the proper interleaving angle leads to the reduction
in the line current ripple [9]–[15]. This implies that with inter-
leaved parallel VSCs, the size of the line filter can be reduced,
or the switching frequency can be reduced for a given set of
filter components without violating the THD constraints.
The circulating current is generated in the parallel VSCs due
to hardware and control asymmetries [2]. When carrier inter-
leaving is used, the pole voltages (measured with respect to
the fictitious midpoint of the dc-link O, as shown in Fig. 1) of
the interleaved parallel legs are phase shifted. Therefore, there
exists a potential difference that further increases the circulat-
ing current [16]. This is a high-frequency circulating current
with harmonic components concentrated around the odd mul-
tiples of the switching frequency [12]. This unwanted current
0885-8993 © 2014 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications standards/publications/rights/index.html for more information.
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increases stress on the semiconductor switches and causes ad-
ditional losses. Therefore, it should be suppressed.
The circulating current is strongly influenced by the
pulsewidth modulation (PWM) scheme. The conventional space
vector modulation (SVM) uses two adjacent active vectors and
both of the zero vectors to synthesize a reference space vector.
The zero vectors are applied at the beginning and at the end of a
half-carrier cycle. Various other variants of the SVMscheme can
be obtained bymerely dividing the dwell time of the zero vectors
unequally [17]. The discontinuous PWM (DPWM) schemes use
only one zero vector in each half-carrier cycle. The commuta-
tion of each phase leg is ceased for the one-third period of the
fundamental cycle [18], [19]. The PWM schemes, which mod-
ify the DPWM schemes by dividing one of the active vectors
into two equal halves, are proposed in [20] and [21]. A hybrid
PWM scheme, which is a combination of the conventional SVM
and different DPWM schemes, is proposed in [14] to minimize
the line current ripple for the parallel VSCs. However, separate
dc-links are used, and thus, the circulating current filter is not
present.
To avoid the circulating current, a galvanic isolated trans-
former can be used for each VSC [22]. However, the use of
the bulky transformer adds to the cost and increases the size.
Therefore, it should be avoided. Instead of this, a coupled in-
ductor (CI) [23]–[26] for each phase or a common-mode (CM)
[27] inductor for each VSC can be used as a circulating cur-
rent filter (see Fig. 1). Assuming strong magnetic coupling in
the circulating current filter, the flux linkage in the core due
to the line current can be neglected. Therefore, the flux link-
age has only the high-frequency components determined by the
switching frequency. These high-frequency components result
in high core losses, and the circulating current filter requires
larger surface area to dissipate the heat. Ewanchuk et al. [28]
proposed a modified DPWM scheme that can make the CM
voltage zero. This permits the use of a three limb inductor only.
However, the number of commutations are increased. There-
fore, it may not be feasible for medium-/high-power applica-
tions. Another PWM scheme is proposed in [29] to change the
zero-vector pattern by introducing an additional switching. This
avoids the coexistence of the different zero vectors at a sector
transition, and thus, the jumping of the circulating current can be
avoided.
The CI is used to provide magnetic coupling between the
parallel interleaved legs [23]–[26]. A modified CI, which is pro-
posed in [30], combines the functionality of both the line filter
inductor and the circulating current filter. To reduce the flux link-
age in the CI, a PWM scheme is proposed in [25]. This PWM
scheme adds an optimal CMoffset to the reference signals based
on the modulation index. This can lead to the reduction of the
maximum value of the flux linkage, but the discussion on the
core losses is not given. However, the core losses are an impor-
tant parameter to consider in the design of the circulating current
filter. As discussed before, the high-frequency components of
the flux linkage increase the core losses. This may lead to a
thermally limited design of the circulating current filter, where
the maximum flux density in the core is limited by the heat
dissipation capability and not by the magnetic saturation. In this
case, the core losses can be reduced by reducing the peak flux
density for a given switching frequency and core dimensions.
An active method to reduce the peak flux linkage as well as
the core losses for the circulating current filter is proposed in
this paper. The method divides the dwell time of an active vector
within a half-carrier cycle to ensure simultaneous occurrence of
the same zero vectors in both VSCs. A function to calculate the
division of the dwell time is also proposed.
This paper is organized as follows. Section II presents the ba-
sic theory of the circulating current. In addition, the relationship
between the flux linkage in the circulating current filter and the
pole voltages is discussed for the interleaved VSCs. The effect
of the different switching sequences on the flux linkage in the
core is analyzed in Section III. Section IV presents the proposed
DPWM scheme. The effect of the proposed PWM on the flux
linkage in the CI and the CM inductor, the harmonic distortion in
the line current, and the switching losses are also discussed and
compared with that of the SVM and the 60◦ clamped DPWM.
The experimental results are presented in Section V.
II. PARALLEL INTERLEAVED VSCS
A. Circulating Current
The parallel-connected VSCs are operated with interleaved
carrier signals. The circulating current (IX,c ) flows through the
VSC legs in addition to the line current component IX 1,l , as
shown in Fig. 1. Therefore, the phase currents can be given by
IX 1 = IX 1,l + IX,c
IX 2 = IX 2,l − IX,c (1)
where IX 1,l and IX 2,l are the components of the phase currents
contributing to the resultant line current IX . IX,c is the circu-
lating current, where X = {A,B,C}. Assuming ideal VSCs
and neglecting the effect of the hardware/control asymmetries,
the current component of each VSC, contributing to the grid
current, are considered to be equal (IX 1,l = IX 2,l). Therefore
IX,c =
IX 1 − IX 2
2
. (2)
The differential equation describing phase X circulating cur-
rent can be given as
dIX,c
dt
=
VX 1O − VX 2O
Lc
(3)
where Lc is the inductance offered to the circulating current.
VX 1O and VX 2O are the pole voltages measured with respect to
the fictitious dc-link mid point O.
B. Flux Linkage in the Circulating Current Filter
To offer the desired inductance Lc to the circulating current,
a CI and a CM inductor-based solution is proposed in the lit-
erature. To design the inductor, the maximum value of the flux
linkage should be known. Therefore, the flux linkage analy-
sis for both the CI and the CM inductors is presented in this
subsection.
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1) CI: In case of the CI, the flux density in the core is given
by
BX (t) =
1
2NAc
∫
(VX 1O − VX 2O )dt (4)
and the flux linkage is
λX (t) = λX 1(t) + λX 2(t) =
∫
(VX 1O − VX 2O )dt (5)
whereN is the number of turns, andAc is the core cross-sectional
area. The differential voltage across the filter (VX 1O − VX 2O )
is responsible for the flux linkage, and in order to reduce the
flux linkage, the time integral of this differential voltage should
be reduced [26], [31].
LetL be the self-inductance, andM be the mutual inductance
of the CI. The pole voltage difference is given by
VX 1O − VX 2O = (L + M)dIX 1
dt
− (L + M)dIX 2
dt
. (6)
Using (2) and (6), the dynamic equation of the circulating current
is given as
dIX,c
dt
=
VX 1O − VX 2O
2(L + M)
. (7)
If strong coupling is ensured (L ≈ M ), the inductance offered
to the circulating current is Lc = 4L. From (5) and (7), the flux
linkage in the CI is proportional to the circulating current IX,c ,
which is half of the difference of the phase currents.
2) CM Inductor: In the CM inductor, the magnetic coupling
between the phases is used to suppress the circulating current.
Since all three phases are wound on the same core, the flux
linkage is proportional to the average of the phase currents, and
the flux linkage is three times the CM flux linkage, where the
CM flux linkage is given as
λCM(t) =
λA (t) + λB (t) + λC (t)
3
=
∫
(VCM1 − VCM2) dt
(8)
where VCMn is the CM voltage of the nth VSC, and it is given
by
VCMn =
VAnO + VBnO + VC nO
3
(9)
where n = {1, 2}.
The size of the CM inductor can be made smaller by reducing
the peak flux linkage, which can be achieved by minimizing
the time integral of the difference of the CM voltages. The
difference depends on the interleaving angle, modulation index,
and the PWM scheme used, and it is described in the following
section.
III. SWITCHING SEQUENCES AND THEIR EFFECT
ON THE FLUX LINKAGE
The two-level VSC has eight voltage vectors defined by the
combination of the switch states. These states generate six active
vectors (
−→
V 1–
−→
V 6 ) and two zero vectors (
−→
V 0 ,
−→
V 7 ), as shown
in Fig. 2. The three-phase reference signals can be represented
Fig. 2. Basic space vector sectors and states in complex αβ plane.
by a complex reference vector
−→
V ref . Based on the magnitude
(|−→V ref |) and angle (ψ) of the sampled −→V ref , two adjacent
active voltage vectors and zero vectors are commonly applied
to synthesize the reference vector [19], [32], [33]. The respective
dwell time of the active vectors is chosen tomaintain the volt-sec
balance.
Let T1 , T2 , and Tz be the dwell time of
−→
V 1 ,
−→
V 2 , and−→
V 0 /
−→
V 7 , respectively, and they are given by
T1 =
2√
3
|−→V ref |
Vdc
Ts sin(60◦ − ψ) (10a)
T2 =
2√
3
|−→V ref |
Vdc
Ts sin(ψ) (10b)
Tz = Ts − T1 − T2 (10c)
where Ts is the carrier interval. The dwell time of the zero volt-
age vectors
−→
V 0 and
−→
V 7 are given by KzTz and (1 − Kz )Tz ,
respectively, where 0  Kz  1. Different modulation possibil-
ities exist with variation in the parameter Kz [32]. For exam-
ple, Kz = 0.5 results in the conventional SVM. By changing
the value of Kz between zero and one with a frequency three
times higher than the frequency of the reference signal, several
DPWM schemes can be realized [32]. If the value of Kz is
changed from zero to one in the middle of the sector 1, the ref-
erence signals for 60◦clamped DPWM (DPWM1) is generated.
Although the number of commutations is two-third of that of
the SVM, the switching losses can be reduced up to 50% for
unity power factor applications. However, the reduction in the
switching losses strongly depend on the displacement power
factor angle. For equal switching losses, the carrier frequency
of the DPWM1 can be increased by a factor of Kf times than
that of the SVM. The value of Kf varies in a wide range with
the displacement power factor angle [19]. Therefore, the car-
rier frequency is taken to be the same in all of the cases for
comparing the effect of the PWM schemes on the design of the
circulating current filter. In addition, the switching losses are
also compared for a fair evaluation. The effect of the switch-
ing sequences of the SVM and the DPWM1 on the CM flux
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Fig. 3. SVM: Common mode voltages of individual VSCs and their voltage
difference when the carriers are interleaved by an angle of 180◦.
linkage is analyzed. The interleaving angle is considered to be
180◦.
A. Conventional SVM
In SVM, the opposite polarity zero vectors are applied at
the same time and result in a maximum value of the CM voltage
difference, as depicted in Fig. 3. The simultaneous occurrence
of
−→
V 7 in VSC1 and
−→
V 0 in VSC2 results in more flux linkage
since the polarity of the CM voltage is opposite in this case.
The same argument applies when both
−→
V 0 in VSC1 and
−→
V 7 in
VSC2 coexist. Both of these undesirable voltage vectors appear
when SVM is used with the interleaving angle of 180◦. For
low modulation indices, the dwell time of the zero vectors is
dominant. This results in high flux linkage at lower modulation
indices.
B. 60◦Clamped DPWM1
The DPWM1 uses two different switching sequences in each
sector. For 0◦ ≤ ψ < 30◦ (subsector 1), the voltage vectors−→V 1 ,−→
V 2 , and
−→
V 7 (127) are applied sequentially and vice versa, as
shown in Fig. 4(a). Accordingly,
−→
V 0 ,
−→
V 1 , and
−→
V 2 (012) are
applied for 30◦ ≤ ψ < 60◦ (subsector 2), as shown in Fig. 4(b).
The CM voltages, their difference, and the CM flux linkage in
both of the subsectors are depicted in Fig. 4. The use of
−→
V 1 and−→
V 7 results in opposite polarity CM voltages. Similarly, the po-
larities of the CMvoltages are different when the voltage vectors−→
V 0 and
−→
V 2 are used. The CMvoltage difference increases if the
polarities of the CM voltages are different in both VSCs. These
undesirable vectors appear in both subsectors, when DPWM1
is used, as shown in Fig. 4.
IV. MODIFIED DPWM FOR CIRCULATING
CURRENT REDUCTION
It is evident that the PWM sequences determine the flux link-
age pattern. Therefore, the design of the circulating current filter
is strongly influenced by the PWM scheme used. Some vectors
in a PWM scheme, which may lead to high flux linkage are
summarized as follows:
Fig. 4. DPWM1: Switching sequences and common-mode voltages of both
the VSCs. (a) subsector: 1, 0◦ ≤ ψ < 30◦, (b) subsector: 2, 30◦ ≤ ψ < 60◦.
1) the simultaneous application of
−→
V 7 in VSC1 and
−→
V 0 in
VSC2 and vice versa;
2) the simultaneous occurrence of a zero vector in VSC1 and
an active vector in VSC2 and vice versa. For example, the
simultaneous occurrence of
−→
V 7 and
−→
V 1 (vectors with
opposite polarity CM voltage).
Since these vectors cause high flux linkage in the circulating
current filter, they should be avoided. However, if the same
zero vectors in both VSCs (e.g.,
−→
V 7 in both VSCs) are ap-
plied simultaneously, a significant reduction in the flux linkage
can be achieved. Based on these observations, a PWM scheme
is presented where the division of an active vector within a
half-carrier cycle is used to align the same zero vector in both
VSCs.
The PWM schemes where the dwell time of the active vector
are divided into two equal intervals in each half-carrier cycle is
proposed in [5], [20], [21], [34], and [35]. However, the dwell
time of an active vector is not divided equally in this paper. It
is divided in a manner to align the same zero vectors of both
VSCs. The ratio, in which the dwell time is divided, varies
with the reference space vector angle, and it is updated in each
half-carrier cycle.
The sequences used in the proposed PWM scheme are de-
picted in Fig. 5. The numbers shown in Fig. 5 represent the
sequence in which the voltage vectors are applied, e.g., 1012
represents that
−→
V 1 ,
−→
V 0 ,
−→
V 1 , and
−→
V 2 are applied in sequence.
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Fig. 5. Switching sequences of the proposed scheme in each subsector.
Fig. 6. Proposed modulation scheme: Switching sequences and CM voltages
of both the VSCs with an interleaving angle of 180◦. (a) subsector 1: 0◦ ≤ ψ <
30◦, (b) subsector 2: 30◦ ≤ ψ < 60◦.
The discussion is restricted to the first sector of the space vector
diagram. The same discussion applies to other sectors due to the
symmetry. From Fig. 5, it is evident that each phase discontinues
switching for one-third period of the fundamental cycle. For ex-
ample, phase A is clamped twice to the positive dc-link for
30◦  ψ < 60◦ and 300◦  ψ < 330◦ and clamped twice to the
negative dc-link for 120◦  ψ < 150◦ and 210◦  ψ < 240◦
in a fundamental period. The active voltage vector with the
maximum dwell time is divided into two intervals and applied
twice in a half-carrier cycle. Therefore, one of the phase legs
is switched twice. In the proposed PWM scheme, one phase
does not switch, whereas one of the phases is switched twice
Fig. 7. Variation in parameterK1 ,K2 with reference vector angle ψ . Due to
the symmetry the plot is restricted to the first sector.
Fig. 8. RMS value of the CM flux linkage λCM versus reference space vector
angle ψ in a switching cycle for (a) SVM and (b) proposed PWM scheme. The
flux linkage is normalized with respect to the VdcTs .
in a half-carrier cycle. Hence, it is referred to as the modified
DPWM in this paper.
If the reference vector is in subsector 1, as shown in Fig. 5,
the dwell time of
−→
V 1 is more than the dwell time of
−→
V 2 . Thus,
the dwell time of
−→
V 1 is divided, and
−→
V 0 is applied in between
to ensure simultaneous occurrence of the same zero vector in
both VSCs. The reverse is true for subsector 2. Therefore, in
subsector 1 (0◦  ψ < 30◦), T1 is divided into two intervals
and can be given as
T1 = K1T1 + (1 − K1)T1 (11)
where 0  K1  1. Similarly, in subsector 2 (30◦  ψ < 60◦),
T2 is divided into two intervals
T2 = K2T2 + (1 − K2)T2 (12)
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where 0  K2  1. The flexibility offered by the division of the
active vectors is used to ensure simultaneous occurrence of the
same zero vectors in both VSCs.
The switching sequences and the CM voltages in subsector 1
and subsector 2 for the proposed scheme are shown in Fig. 6(a)
and (b), respectively, for one switching cycle. In subsector 1,
the value of K1 is updated in each half-carrier cycle, while K2
is equal to one. In subsector 2,K2 is varied, andK1 is equal to
one. The careful observation of the switching sequence depicted
in Fig. 6 reveals that the same zero vector of both VSCs can
coexist if
K1 =
T1 + T2
2T1
,K2 = 1 (13)
in subsector 1 and
K1 = 1,K2 =
T1 + T2
2T2
(14)
in subsector 2. The variation of K1 and K2 over a sector is
depicted in Fig. 7. The rms value of the CM flux linkage λCM
in a switching cycle for the proposed scheme is shown in Fig. 8
and compared with that of the SVM. A substantial reduction
in λCM is achieved, especially at low values of the modulation
indices.
As discussed in Section II the PWM schemes strongly influ-
ence the flux linkage and the core losses in the circulating current
filter. Therefore, the effects of the proposed PWMscheme on the
filter design along with the line ripple current and the switching
losses are discussed and compared with that of the SVM and
the DPWM1 in the following sections.
A. Effect of the Switching Sequences on the Circulating
Current Filter Design
The circulating current is suppressed by introducing an
impedance in the circulating current path. Typically, this
impedance can be introduced by inserting a CM inductor in
series with the line filter inductors [27] or using a CI for
each phase group [23]–[25], [30]. Assuming a strong coupling
between the windings, the effect of the leakage flux is neglected
in the analysis. Therefore, the flux linkage in the core has only
high-frequency components, which result in more core losses.
In addition to this, the maximum value of the flux linkage in
the core also influences the core size. Therefore, both maxi-
mum value of the flux linkage and the core losses should be
considered while designing both the CI and the CM inductor,
and they are discussed as follows.
1) CI: The CI provides magnetic coupling between the in-
terleaved legs, and the schematic is shown in Fig. 1. The flux
linkage in the coupled inductor of phaseA is evaluated using (5).
Since the dwell time is updated in each half-carrier cycle, the
peak flux linkage is also different for each half-carrier cycle.
The formulas describing the maximum value of the peak flux
linkage as a function of the modulation index is given in Table I,
and plotted in Fig. 9. The maximum value of the peak flux link-
age is the same in all cases. However, the flux linkage pattern is
different, which affects the core losses, and thus, the design of
the CI.
TABLE I
MAXIMUM VALUE OF THE PEAK FLUX LINKAGE IN A CI FOR DIFFERENT
MODULATION SCHEMES
Scheme Max. value of peak flux linkage (λA , p m a x )
SVM λA , p m a x = 14 Vd c Ts
DPWM1 λA , p m a x =
⎧⎨
⎩ Vd c Ts ( 1√3
|−→V r e f |
V d c
), 0 ≤ M < 1/√3
1
4 Vd c Ts , 1/
√
3 ≤ M < 2/√3
Proposed λA , p m a x = Vd c Ts ( 12√3
|−→V r e f |
V d c
)
Fig. 9. Comparison of the maximum value of the peak flux linkage as a
function of the modulation index. The flux linkage is normalized with respect
to the VdcTs .
Due to the quarter wave symmetry of the reference signal,
the flux density pattern is the same in each quarter period of
the fundamental cycle. Thus, it is sufficient to evaluate the core
losses for that period (e.g., 0◦ ≤ ψ ≤ 90◦). The flux density be-
havior in a half-carrier cycle for the proposed PWM scheme is
described by the piecewise linear equations given in Table IV
and depicted in Fig. 10(c). The piecewise linear equations, de-
scribing the flux density behavior in the CI, for the SVM and
the DPWM1 are given in Tables II and III, respectively. The
term T3 in those tables is the dwell time of the voltage vector−→
V 3 .
In case of the SVM, the core is excited over an entire fun-
damental cycle. However, for the DPWM1, the core is excited
for two-third of the fundamental cycle, as shown in Fig. 10.
On the other hand, in the proposed PWM scheme, the core is
excited only for one-third of the fundamental cycle, as depicted
in Fig. 10(c).
The core losses with the proposed PWM scheme are expected
to reduce due to the reduction in both the peak flux linkage and
the duration of the core excitation, and it is evaluated using the
improved generalized Steinmetz equation [36], [37] given as
Pv =
1
T
T∫
0
ki |dB(t)
dt
|α (ΔB)β−αdt (15)
where α, β, and ki are the constants determined by the material
characteristics, and Pv is the core loss per unit volume. Using
(15), the core losses averaged over a quarter of the fundamental
cycle is given as
Pv,avg =
2
( fswf0 )
∑( f sw2 f 0 )
k=1
2
Ts
∫ T s
2
0
ki |dBk (t)
dt
|α (ΔBk )β−αdt
(16)
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TABLE II
FLUX DENSITY DESCRIPTION IN A HALF-CARRIER CYCLE USING PIECEWISE LINEAR EQUATIONS FOR SVM
PWM scheme Subsector Peak flux density Bp Flux density B (t)
B (t) = 4 B pT z t for 0 ≤ t ≤
T z
4
SVM 0◦ ≤ ψ ≤ 90◦ Bp = V d c (T z )8 N A c B (t) = Bp for
T z
2 ≤ t ≤ ( T s2 − T z4 )
B (t) = Bp − 4 B pT z [t − (
T s
2 − T z4 )] for ( T s2 − T z4 ) ≤ t ≤ T s2
TABLE III
DPWM1: FLUX DENSITY DESCRIPTION IN A HALF SWITCHING CYCLE USING PIECEWISE LINEAR EQUATIONS
Subsector −→V ref position Peak flux density Bp Flux density B (t)
0◦ ≤ ψ ≤ 30◦ - Bp = 0 B (t) = 0
30◦ ≤ ψ ≤ 60◦ M cos(30 − ψ )  1√
3
Bp =
V d c T z
4 N A c
B (t) = −2 B pT z t for 0 ≤ t ≤
T z
2
B (t) = −Bp for T z2 ≤ t ≤ T s −T z2
B (t) = −Bp + 2 B pT z [t − (
T s −T z
2 )] for
T s −T z
2 ≤ t ≤ T s2
M cos(30 − ψ ) < 1√
3
Bp =
V d c (T 1 + T 2 )
4 N A c
B (t) = −2 B pT 1 + T 2 t for 0 ≤ t ≤
T 1 + T 2
2
B (t) = −Bp for T 1 + T 22 ≤ t ≤
T s −T 1 + T 2
2
B (t) = −Bp + 2 B pT 1 + T 2 [t − (
T s −T 1 −T 2
2 )] for
T s −T 1 −T 2
2 ≤ t ≤ T s2
60◦ ≤ ψ ≤ 90◦ M sin(60 − ψs )  1√3 Bp =
V d c (T z + T 3 )
4 N A c
B (t) = −2 B pT z + T 3 t for 0 ≤ t ≤
T z + T 3
2
B (t) = −Bp for T z + T 32 ≤ t ≤
T s −T z −T 3
2
B (t) = −Bp + 2 B pT z + T 3 [t − (
T s −T z −T 3
2 )] for
T s −T z −T 3
2 ≤ t ≤ T s2
M sin(60 − ψs )  1√3 Bp =
V d c T 2
4 N A c
B (t) = −2 B pT 2 t for 0 ≤ t ≤
T 2
2
B (t) = −Bp for T 22 ≤ t ≤
T s −T 2
2
B (t) = −Bp + 2 B pT z + T 3 [t − (
T s −T 2
2 )] for
T s −T 2
2 ≤ t ≤ T s2
TABLE IV
FLUX DENSITY DESCRIPTION IN CI FOR THE PROPOSED PWM SCHEME USING PIECEWISE
LINEAR EQUATIONS
Subsector Peak flux density Bp Flux density B (t)
0◦ ≤ ψ ≤ 60◦ Bp = 0 B (t) = 0
B (t) = 2 B pT 3 t for 0 ≤ t ≤
T 3
2
60◦ ≤ ψ ≤ 90◦ Bp = V d c (T 3 )4 N A c B (t) = Bp for
T 3
2 ≤ t ≤
T s −T 3
2
B (t) = Bp − 2 B pT 3 [t − (
T s −T 3
2 )] for
T s −T 3
2 ≤ t ≤ T s2
where f0 is the fundamental frequency, and fsw is the switching
frequency. In order to make the core loss analysis more gen-
eral (independent of the core dimensions), the loss behavior is
described in terms of Bmax and Ts , as
Pv,avg =
2
( fswf0 )
∑( f sw2 f 0 )
k=1
2
Ts
∫ T s
2
0
ki (4Bmaxfsw )α
×(ΔBk )β−αdt. (17)
To make the core losses comparison independent of the de-
sign parameters, the analysis is presented in terms of the core
loss function (CLF), where CLF is given as the ratio of the
average volumetric core loss for a PWM scheme to the aver-
age volumetric core loss for the SVM at a given modulation
indexM
CLF =
Pv,avg(M)
Pv,avg(SVM)(M)
. (18)
The CLFs for all considered PWM schemes are depicted in
Fig. 11. Amorphous metal core is considered, where α = 1.51,
β = 1.74, and ki = 0.622. Lower core losses over the entire
modulation range are observed for the proposed method com-
pared to the other considered schemes. The use of the SVM
results in highest core losses in the CI for low modulation in-
dices (M < 0.6), whereas the core losses are the highest in case
of DPWM1 at high modulation indices.
The volume-optimized design of the inductor often results
in nonsaturated thermally limited design, and the core losses
primarily determine the size of theCI [38]. Due to the substantial
reduction in the core losseswith the proposed scheme, small size
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TABLE V
MAXIMUM VALUE OF THE PEAK CM FLUX LINKAGE
scheme Max of the peak CM flux linkage (λC M , p m a x )
SVM λC M , p m a x = Vd c Ts ( 14 − 13√3
|−→V r e f |
V d c
)
DPWM1 λC M , p m a x = Vd c Ts ( 13
|−→V r e f |
V d c
) for (0 ≤M≤ 23 )
λC M , p m a x = Vd c Ts
(
1
3 − 13
|−→V r e f |
V d c
cos(60 − arcsin
√
3 V d c
4 |−→V r e f |
)
)
for ( 23 ≤M≤ 2√3 )
Proposed PWM scheme λC M , p m a x = Vd c Ts ( 16√3
|−→V r e f |
V d c
)
Fig. 10. The flux density pattern in the CI core for modulation indices of 0.5
and 1. (a) SVM, (b) DPWM1, (c) proposed scheme.
Fig. 11. CLF as a function of the modulation index.
Fig. 12. Comparison of the maximum values of the peak CM flux linkage as
a function of the modulation index. The flux linkage is normalized with respect
to VdcTs .
of the CI with minimal thermal management can be achieved
with the proposed PWM scheme.
2) CM Inductor: Asiminoaei et al. [27] proposed the use of
a CM inductor to reduce the circulating current. This solution
permits unequal load sharing between the parallel interleaved
VSCs and scalability, and may be a preferred solution when the
modularity is the main design objective. The volume of the CM
inductor can be minimized by reducing either the maximum
value of the peak CM flux linkage or the core losses. The max-
imum value of the peak CM flux linkage as a function of the
modulation index is given in Table V and plotted in Fig. 12 for
the proposed PWM scheme along with that of the SVM and the
DPWM1.
For SVM, the maximum value of the peak flux linkage in-
creases as the modulation index decreases. Therefore, for ap-
plications demanding operation over the full modulation range,
the CM inductor has to be designed for the maximum flux link-
age, which occurs at lowmodulation indices. On the other hand,
the CM is subjected to maximum flux linkage for a modulation
index M = 2/3 if DPWM1 is employed. The proposed PWM
scheme has the lowest peak flux linkage, compared to other
PWM schemes, for the entire modulation range. The reduction
in the maximum flux linkage in case of the CM filter is achieved
by using the proposed DPWM scheme. As a result, a small CM
inductor can be realized.
B. Ripple Current Analysis
The line current ripple of the proposed PWM scheme is an-
alyzed and compared with that of the SVM and the DPWM1.
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Fig. 13. (a) Active and zero vectors to synthesize given reference vector and
corresponding error voltage vectors. (b) Harmonic flux vector trajectory for
different values of reference vector angle ψ for 1012 sequence in subsector 1.
Fig. 14. d-axis and q-axis ripple components of a harmonic flux vector over
a switching cycle for two parallel VSCs and their resultant with an interleaving
angle of 180◦ and reference vector angle ψ = 12.8◦.
The reference vector is synthesized using the discrete vectors.
Thus, at any given instant, an error between the applied voltage
vector and the reference vector exists. The error voltage vec-
tors for a given sampling instance are shown in Fig. 13(a). The
time integral of the error vectors gives the harmonic flux vector,
which is proportional to the ripple current [5], [20], [21].
In the synchronously rotating reference frame, the instanta-
neous error voltage vectors depicted in Fig. 13(a) are given as
−→
V err,1 = [cos ψ − Vref ] − j sin ψ (19a)
−→
V err,2 = [cos(60◦ − ψ) − Vref ] + j sin(60◦ − ψ)(19b)
−→
V err,z = −Vref . (19c)
In the proposed scheme, the time duration, for which an active
vector is applied, is divided unequally, and the division of the
active vector follows the rule given by (13) and (14). For the
proposed PWM scheme, the harmonic flux vector is given as
−→
V err,1K1T1 = [cos ψ − Vref ]K1T1 − jK1T1 sin ψ
(20a)
−→
V err,1(1 − K1)T1 = [cos ψ − Vref ](1 − K1)T1
−j(1 − K1)T1 sin ψ (20b)
−→
V err,2T2 = [cos(60◦ − ψ) − Vref ]T2
+jT2 sin(60◦ − ψ) (20c)
Fig. 15. Space dependence of the rms value of the line current ripple (nor-
malized) for different modulation indices. (a) SVM, (b) DPWM1, (c) proposed
scheme.
Fig. 16. Total rms value of the line current ripple (normalized) as a function
of modulation index.
−→
V err,z Tz = −VrefTz (20d)
and it is plotted in Fig. 13(b) for different values of the reference
space vector angles. The harmonic flux vector is decomposed
into d-axis and q-axis components, as shown in Fig. 14. The
resultant vector for an interleaving angle of 180◦ is also shown,
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Fig. 17. Comparison of the switching losses.
and it is used to evaluate the ripple current/harmonic content in
the line current.
The normalized rms value of the line current ripple over a
half-carrier cycle [14] for different modulation indices for the
proposed PWM scheme is plotted in Fig. 15 as a function of
the ψ. The variation in the rms value of the line current ripple
for SVM and DPWM1 are also shown in Fig. 15(a) and (b),
respectively. The variation of the total rms value of the line
current ripple over the entire modulation range is also shown
in Fig. 16 . DPWM1 demonstrates better line current quality
over an entire modulation range. The total rms value of the line
current ripple for the proposed PWM scheme closely matches
that of the SVM. For SVM, the harmonic content for low
modulation indices is slightly less compared to the proposed
PWM scheme. On the other hand, the line current quality in the
case of the proposed PWM scheme is marginally better than that
of the SVM at higher modulation indices (M > 0.9).
C. Semiconductor Losses
Although one of the phase legs is clamped to dc-link for one-
third period of the fundamental cycle in the proposed scheme, an
additional commutation is introduced in another leg as explained
in the previous section. Thus, the switching losses are also eval-
uated in this paper. The switching loss function (SLF) [18] is
used to compare the switching losses of the proposed PWM
with other PWM schemes. The turn-on and turn-off characteris-
tics of the semiconductor devices are assumed to be linear with
respect to time. The contribution of the ripple current toward
the switching losses is also neglected. Since the SLF normalizes
the switching loss of the proposed method with respect to the
switching loss of the SVM, the relative error is small despite
the simplified loss model [18] used. The SLF for the proposed
method is given as
SLF =
⎧⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎩
1 + (
2 −√3
2
) cos φ, 0  |φ| < π
6
cos φ + 12 sin φ,
π
6  |φ| < π3
2 − (2
√
3 − 1
2
) sin φ,
π
3
 |φ|  π
2
(21)
where φ is the displacement power factor angle. The SLFs for
the proposed PWM scheme along with that of the SVM and
DPWM1 are plotted in Fig. 17. For the unity power factor
Fig. 18. Performance comparison of the proposed PWM scheme. The modu-
lation index M= 0.3. Ch1: Phase A line current (5 A/div), Ch2: Phase A circu-
lating current (2 × IA ,c ) (5 A/div), Ch3: CM circulating current (3 × ICM ) (5
A/div). (a) SVM, (b) DPWM1, (c) proposed scheme.
applications, the switching losses are minimum if DPWM1 is
used. For a displacement power factor angle higher than 53◦, the
proposedmethod has lower switching losses compared to that of
the SVM. However, for a displacement power factor angle in the
vicinity of zero, the proposed method has high switching losses.
For the reactive power compensation applications, the use of the
proposed PWM scheme results in the lowest switching losses,
as shown in Fig. 17.
V. EXPERIMENTAL RESULTS
The experiments have been performed using single-phase in-
ductors, which act as both line filter inductor and the circulating
current filter. This arrangement is used to simplify the mea-
surement [25]. The results for IA1 − IA2 are obtained, which
is equal to 2 × IA,c . As explained in Section II, the IA,c is
proportional to the flux linkage in CI. Similarly, the sum of
three-phase currents of each VSC is obtained. This current is
equal to 3 × ICM , and it is proportional to the CM flux linkage.
The dc-link voltage of 600 V is used. The carrier frequency is
taken to be 2.5 kHz and interleaving angle of 180◦is chosen. The
line filter inductor of 6.8 mH is used, and a resistive load is set
to 20 Ω. The inductance in the circulating current path is Lc =
2 × 6.8 mH.
The line current of phase A (IA ), the circulating current of
phase A (2 × IA,c ), and the CM current (3 × ICM ) for mod-
ulation index of 0.3, 0.6, and 1 for SVM, DPWM1, and the
proposed PWM scheme is depicted in Figs. 18–20, respectively.
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TABLE VI
PERFORMANCE COMPARISON OF THE PROPOSED METHOD
M Max. of IA , c (A) Max. of IC M (A) Line current THD (%)
SVM DPWM1 Proposed SVM DPWM1 Proposed SVM DPWM1 Proposed
0.1 3.55 0.79 0.59 3.98 0.52 0.32 24.15 26.14 28.62
0.2 3.52 1.46 0.85 3.12 0.93 0.33 22.30 19.29 25.31
0.3 3.50 2.09 1.15 2.89 1.28 0.46 19.60 15.21 22.06
0.4 3.55 2.68 1.42 2.71 1.62 0.52 17.63 11.56 19.68
0.5 3.50 3.23 1.76 2.57 1.94 0.61 15.86 7.95 16.49
0.6 3.48 3.72 2.03 2.38 2.27 0.73 13.85 6.03 14.38
0.7 3.48 3.63 2.28 2.20 2.39 0.82 11.88 5.92 12.38
0.8 3.42 3.55 2.53 2.03 2.10 0.91 10.03 5.85 10.26
0.9 3.40 3.50 2.81 1.85 1.86 0.98 8.25 5.28 8.09
1.0 3.40 3.48 3.03 1.64 1.64 1.14 6.37 4.49 6.17
1.1 3.36 3.48 3.19 1.46 1.49 1.27 4.71 3.66 4.47
1.15 3.38 3.39 3.37 1.39 1.28 1.29 4.05 3.31 3.87
Fig. 19. Performance comparison of the proposed PWM scheme. The mod-
ulation index M = 0.6. Ch1: Phase A line current (10 A/div), Ch2: Phase A
circulating current (2 × IA ,c ) (5A/div), Ch3:CMcirculating current (3 × ICM )
(5 A/div). (a) SVM, (b) DPWM1, (c) proposed scheme.
The experiments have been performed for the entire linear range
of the modulation index and the results are given in Table VI.
The line current THD, the maximum value of the peak circu-
lating current of phase A, and the maximum value of the peak
CM circulating current of the proposed method are compared
with that of the SVM and the DPWM1. The THD is calculated
by performing discrete Fourier transform of the measured line
current.
Fig. 20. Performance comparison of the proposed PWM scheme. The mod-
ulation index M = 1. (a) SVM: Ch1: Phase A line current (10 A/div), Ch2:
Phase A circulating current (2 × IA ,c ) (5 A/div), Ch3: CM circulating current
(3 × ICM ) (5 A/div), (b) DPWM1, (c) proposed scheme.
For the SVM, the maximum value of the peak circulating
current of phase A remains almost constant over the entire mod-
ulation range. Since, the phase A circulating current is propor-
tional to the flux linkage in the CI, it can be concluded that
the maximum value of peak flux linkage in the CI over the
full modulation range also remains constant. The use of SVM
also results in more core losses in case of CI compared to the
proposed PWM scheme, as the core is excited over the entire
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Fig. 21. Proposed scheme: Experimental line current harmonic spectrum for a
modulation index of 1. The harmonic magnitude is normalized to the magnitude
of the fundamental component.
fundamental cycle. The ICM is proportional to the flux linkage
in the CM inductor and the experimental results of ICM are also
obtained. For the SVM, the maximum value of the peak CM cir-
culating current decreases with the increase in the modulation
index, which is in agreement with the analytical result presented
in Section IV and illustrated in Fig. 12. In the proposed scheme,
the maximum value of the ICM occurs at full modulation in-
dex, and it decreases with decrease in the modulation index.
The maximum value of the peak CM current is 1.29 A at a
modulation index of one in the proposed scheme, compared to
3.98 A at modulation index of 0.1 in case of the SVM and 2.39 A
at a modulation index of 0.7 for DPWM1. Thus, for applications
demanding the operation over the full modulation range, the use
of the proposed PWM scheme results in the size reduction of
the CM inductor.
The undesirable effect of larger duration of Tz at lower modu-
lation indices can be reduced by the same zero vector alignment
in the proposed scheme. In case of the CI, the core is excited
only for the one-third period of the fundamental cycle, as evi-
dent from the waveform of the IA,c in experimental results. If
the design of the CI is thermally limited, the reduced core losses
result in more compact design. The harmonic analysis of the line
current is shown in Fig. 21. The major harmonic components
are pushed close to the double of the switching frequency by
the interleaving effect.
VI. CONCLUSION
A PWM scheme to reduce the maximum value of the flux
linkage and the core losses in the circulating current filter is
presented in this paper. This PWM scheme uses the division
of the active vectors within a half-carrier cycle to ensure si-
multaneous occurrence of the same zero vector in both of the
VSCs. The effect of the proposed PWM scheme on the flux
linkage and the core losses in the circulating current filter is
analyzed. Both the maximum value of the flux linkage and the
core losses are reduced substantially by the same zero vector
alignment in the proposed PWM scheme. Thus, the size of the
circulating current filter can be reduced. The switching losses
are also analyzed for the proposed PWM scheme and compared
with that of the SVM and 60◦clamped DPWM. The proposed
PWM scheme demonstrates superior efficiency for the reac-
tive power compensation applications, as it is evident from the
core losses and switching losses comparisons presented in this
paper. However, for the applications, where the displacement
power factor angle is in the vicinity of zero, the use of pro-
posed method results in high switching losses. The line current
ripple for the proposed scheme is also analyzed, which shows
that the THD of the line current closely matches that of the
SVM. The line current quality is superior in the case of the
DPWM1, however, the improvement is marginal at the higher
modulation indices. The PWM scheme and the analysis pre-
sented in this paper are also supported by the experimental
results.
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Abstract—The line current ripple and the size of the dc-link
capacitor can be reduced by interleaving the carriers of the
parallel connected Voltage Source Converters (VSCs). However,
the interleaving of the carriers gives rise to the circulating
current between the VSCs, and it should be suppressed. To
limit the circulating current, magnetic coupling between the
interleaved legs of the corresponding phase is provided by means
of a Coupled Inductor (CI). The design of the CI is strongly
influenced by the Pulsewidth Modulation (PWM) scheme used.
The analytical model to evaluate the flux-linkage in the CI is
presented in this paper. The maximum flux density and the core
losses, being the most important parameters for the CI design,
are evaluated for continuous PWM and discontinuous pulsewidth
modulation (DPWM) schemes. The effect of these PWM schemes
on the design of the CI is discussed. The simulation and the
experimental results are finally presented to validate the analysis.
Index Terms—Voltage source converters (VSC), parallel, inter-
leaving, coupled inductor, PWM
I. INTRODUCTION
The magnetic excitation in the core of the line filter inductor
has a line frequency component along with the small high
frequency ripple components. By improving the line current
quality, a small filter and therefore higher power density can
be achieved. The line current quality can be improved by
interleaving the carrier signals of the parallel Voltage Source
Converters (VSCs) [1]–[6]. The discussion on the optimal in-
terleaving angle to minimize the line current ripple is presented
in [2]. The optimized PulseWidth Modulation (PWM) scheme
involving multiple sequences and different interleaving angles
to reduce the line current ripple is also presented [6]. The zone
division plot, showing the spatial regions within a sector where
a combination of a certain switching sequence and interleaving
angle result in lower rms current ripple in a switching cycle,
is also discussed.
The interleaving of the carriers leads to the phase shifted
pole voltages (measured with respect to the center point of the
dc-link O in Fig. 1.) of the corresponding phases of the parallel
interleaved VSCs. This gives rise to the circulating current
between VSCs, and it should be limited in order to reduce the
losses and the stresses in both active and passive components,
present in the circulating current path. The magnetic coupling
between the interleaved parallel legs, by means of a Couple
Inductor (CI) is proposed in [7]–[10], and the schematic is
shown in Fig. 2(a). To achieve high power density, the size of
this additional circulating current filter should be reduced.
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Fig. 1. Parallel interleaved VSCs with the common dc-link.
If a strong magnetic coupling between the windings is
ensured, the CI is only subjected to high frequency magnetic
excitation, which is determined by the switching frequency
of the VSCs. As a result of the high frequency excitation,
small size of the CI can be achieved. Moreover, the maximum
value of the flux-density in the core should be close to the
saturation flux density, in order to utilize the core effectively.
High frequency flux reversal along with the high flux-density
in the core results in more core losses. On the other hand,
limited surface area is available for heat dissipation due to
the small size of the CI. This may lead to a thermally limited
design. As the core losses also depend on the peak flux density,
the design of the thermally limited inductor can be realized
by either decreasing the peak value of the flux density in the
core or by providing more cooling. Both of these options lead
to reduced power density.
The core losses depend on the peak flux density and the
rate of change of flux density. Both of these parameters are
strongly influenced by the PWM scheme used. The peak flux
density in the core of the CI for different PWM schemes are
discussed in [9], and a modulation scheme to reduce the flux
in the CI is also proposed. However, discussion on the core
losses is not given, which is an important factor in determining
the size of the thermally limited magnetic component, and it
should be considered carefully for a proper design of the CI.
The CI is a preferred solution for suppressing the circulating
IA1
IA2
IA
VA1O
VA2O
Coupled
inductor
IA,c
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φA1
φA2
VA1O VA2O
IA1 IA2
IA
(b)
Fig. 2. Coupled inductor. (a) schematic for phase A, (b) physical arrangement
of CI.
current in the parallel interleaved VSCs, and the effect of
the carrier based PWM schemes on the design of the CI is
analyzed in this paper. The core experiences high frequency
excitation and therefore, small size of the CI can be achieved.
However, due to the small size, the surface area available for
the heat dissipation is limited. The effect of the PWM scheme
on the parameters affecting the design of the CI is discussed.
Moreover, an analytical method to evaluate the maximum flux-
density and losses in the CI for different PWM schemes is
presented. The basic operation of the CI is discussed in Section
II. The effect of the PWM schemes on the flux density in
the magnetic core of the CI is presented in Section III. The
influence of the flux density pattern on the design of the
CI is presented in Section IV. In Section VI, the simulation
results and the experimental results are presented to validate
the analysis.
II. COUPLED INDUCTOR
The instantaneous potential difference in the pole voltages
of the interleaved phase of the parallel VSCs gives rise to the
circulating current. The individual leg current (IA1 and IA2)
carries the circulating current in addition to the line current,
and it can be decomposed into two components given as
IA1 = IA1,l + IA,c
IA2 = IA2,l − IA,c
(1)
where, IA1,l and IA2,l are the components of the phase
currents contributing to the resultant line current, and IA,c
is the circulating current component. Assuming ideal VSCs
and neglecting the effect of the hardware/control asymmetry,
the current components contributing to the line current of
the VSCs are considered equal. Therefore, the resultant line
current is given as
IA = 2IA1,l = 2IA2,l, (2)
and the circulating current between the VSCs is given as
IA,c =
IA1 − IA2
2
(3)
The magnetic coupling between the parallel interleaved legs
provided by the CI is used to suppress the circulating current,
as discussed below.
The schematic of the CI is shown in Fig. 2(a), and one of
the possible physical arrangements of the CI is depicted in
Fig. 2(b). The flux linkage in the CI is given as
λA(t) = λA1(t) + λA2(t) =
∫
(VA1O − VA2O)dt (4)
where VA1O and VA1O are the pole voltages measured with
respect to the fictitious dc-link mid-point O, as shown in Fig.
1. The flux density in the core is given as
BA(t) =
1
2NAc
∫
(VA1O − VA2O)dt (5)
where N is the number of turns and Ac is the core cross-
sectional area. The maximum value of the flux density and
the core losses are the important parameters to consider in
the design of the CI. From (5), it can be inferred that the
flux density depends on the time integral of the pole voltage
differences, which in turn depends on the dc-link voltage, the
interleaving angle,the modulation index, and the PWM scheme
used. Therefore, the effect of the PWM schemes on the design
of the CI is analyzed in the following section.
III. PULSEWIDTH MODULATION SCHEMES AND THEIR
EFFECT ON THE COUPLED INDUCTOR DESIGN
The reference space vector
−→
V ref is sampled, and it’s
magnitude (Vref ) and angle (ψ) information is used for the
selection of the two adjacent active state vectors along with the
zero vectors to synthesize the
−→
V ref [11]–[13]. The respective
dwell time of the active vectors is chosen to maintain the volt-
sec balance. Let T1, T2, and Tz be the dwell times of the
vectors
−→
V 1,
−→
V 2, and
−→
V 0/
−→
V 7, respectively, and it is given
by
T1 =
2√
3
|−→V ref |
Vdc
Ts sin(60
◦ − ψ) (6a)
T2 =
2√
3
|−→V ref |
Vdc
Ts sin(ψ) (6b)
Tz = Ts − T1 − T2 (6c)
where Vdc sis the dc-link voltage and Ts is the switching cycle.
The time during which the zero vector is applied can be written
as
Tz = KzTz + (1−Kz)Tz
where, 0  Kz  1
(7)
Different modulation possibilities exist with variation in the
parameter Kz [12]. Kz = 0.5 results in a classical center
aligned Space Vector Modulation (SVM). Similarly, sequences
for Discontinuous PWM (DPWM) schemes can be gener-
ated by choosing the appropriate value of Kz . The SVM,
DPWM1 (60◦clamp), DPWM2 and DPWM3 (30◦) clamp
PWM schemes are considered for comparison [12]–[14].
A. The Center-aligned Space Vector Modulation
The opposite polarity zero vectors are applied at the same
time for the duration of Tz/4. For low modulation indices, the
dwell time of the zero vectors is dominant. As a result, the CI
is subjected to more flux-linkage at low modulation indices.
In a thermally limited CI design, the power density decreases
TABLE I
SVM: FLUX DENSITY DESCRIPTION IN A HALF SWITCHING CYCLE USING PIECEWISE LINEAR EQUATIONS
PWM scheme Sub-sector Peak flux density Bp Flux density B(t)
SVM 0◦ ≤ ψ ≤ 90◦ Bp = Vdc(Tz)8NAc
B(t) =
4Bp
Tz
t for 0 ≤ t ≤ Tz
4
B(t) = Bp for
Tz
2
≤ t ≤ (Ts
2
− Tz
4
)
B(t) = Bp − 4BpTz [t− (
Ts
2
− Tz
4
)] for (Ts
2
− Tz
4
) ≤ t ≤ Ts
2
TABLE II
DPWM1: FLUX DENSITY DESCRIPTION IN A HALF SWITCHING CYCLE USING PIECEWISE LINEAR EQUATIONS
Sub-sector
−→
V ref position Peak flux density Bp Flux density B(t)
0◦ ≤ ψ ≤ 30◦ - Bp = 0 B(t) = 0
30◦ ≤ ψ ≤ 60◦
M cos(30◦ − ψ)  1√
3
Bp =
VdcTz
4NAc
B(t) =
−2Bp
Tz
t, for 0 ≤ t ≤ Tz
2
B(t) = −Bp, for Tz2 ≤ t ≤ Ts−Tz2
B(t) = −Bp + 2BpTz [t− (
Ts−Tz
2
)], for Ts−Tz
2
≤ t ≤ Ts
2
M cos(30◦ − ψ) < 1√
3
Bp =
Vdc(T1+T2)
4NAc
B(t) =
−2Bp
T1+T2
t, for 0 ≤ t ≤ T1+T2
2
B(t) = −Bp, for T1+T22 ≤ t ≤ Ts−T1+T22
B(t) = −Bp + 2BpT1+T2 [t− (
Ts−T1−T2
2
)], for Ts−T1−T2
2
≤ t ≤ Ts
2
60◦ ≤ ψ ≤ 90◦
M sin(60◦ − ψs)  1√
3
Bp =
Vdc(Tz+T3)
4NAc
B(t) =
−2Bp
Tz+T3
t, for 0 ≤ t ≤ Tz+T3
2
B(t) = −Bp, for Tz+T32 ≤ t ≤ Ts−Tz−T32
B(t) = −Bp + 2BpTz+T3 [t− (
Ts−Tz−T3
2
)], for Ts−Tz−T3
2
≤ t ≤ Ts
2
M sin(60◦ − ψs)  1√
3
Bp =
VdcT2
4NAc
B(t) =
−2Bp
T2
t, for 0 ≤ t ≤ T2
2
B(t) = −Bp, for T22 ≤ t ≤ Ts−T22
B(t) = −Bp + 2BpTz+T3 [t− (
Ts−T2
2
)], for Ts−T2
2
≤ t ≤ Ts
2
due to the high core losses as a result of the more flux-linkage
at low modulation indices. The flux density pattern is identical
in every quarter period of the fundamental cycle and can be
described using piecewise linear equations as given in Table I.
The asymmetrical regular sampled PWM scheme is considered
[14]. Therefore, the peak flux-linkage λA,p changes in every
half switching cycle. As can be inferred from the flux density
description given in Table I, the λA,p is a function of the
modulation index M and the reference space vector angle ψ.
The maximum value of the peak flux-linkage as a function of
modulation index is given as
λA, pmax =
1
4
VdcTs (8)
Although the maximum value of the peak flux-linkage is
the same for all modulation indices, the flux-linkage pattern is
different. The flux density in the CI for different modulation
indices is shown in Fig. 3. The peak flux density in each half
switching cycle is higher for lower modulation indices and
reduces with the increase in the modulation index as evident
from Fig. 3.
B. DPWM1: 60◦Clamp
In most grid connected application, the grid current has
a power factor close to unity and the use of the 60◦ clamp
PWM (DPWM1) results in low switching loss reduction [11],
[13], [15]. The non-switching interval for each phase leg
is arranged around the positive and negative peaks of the
respective reference voltage. The switching losses are reduced
since each phase leg is not switched in a region where the
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Fig. 3. The flux density in the CI when VSCs are modulated using SVM.
The switching frequency is 2.5 kHz and maximum flux density in the core is
restricted to 1 T.
current through the semiconductor devices of that leg is at its
maximum value [14].
The flux density in the CI depends on the magnitude and
angle of the reference space vector
−→
V ref . The flux density in
the CI for DPWM1 can be described using piecewise linear
equations as given in Table II. The flux density for the first
quarter of the fundamental cycle is plotted in Fig. 4 for
modulation indices of 0.2, 0.5, and 1. The maximum peak
flux-linkage varies with the modulation index, and it is given
as
λA,pmax =
{
VdcTs(
1√
3
|−→V ref |
Vdc
), 0 ≤ M < 1/√3
1
4VdcTs, 1/
√
3 ≤ M < 2/√3
(9)
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Fig. 4. The flux density in the CI core when DPWM1 is used. The switching
frequency is 2.5 kHz and maximum flux density in the core is restricted to 1
T.
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Fig. 5. The flux density in the CI core when DPWM2 is used. The switching
frequency is 2.5 kHz and maximum flux density in the core is restricted to 1
T.
For modulation indices less than 1/
√
3, the maximum value
of the peak flux density in case of DPWM1 is less than that
of the SVM. However, for a modulation indices higher than
1/
√
3, the λA,pmax for DPWM1 is the same as that of the
SVM.
C. DPWM2: 30◦Lagging Clamp
For a lagging power factor load, the use of DPWM2 can
results in low switching losses [16]. Due to the asymmetrical
switching sequence in each subsector, the flux density pattern
is no longer identical in a quarter period of the fundamental
cycle. Instead, the flux-density pattern is identical in every half
period of the fundamental cycle. Similarly to DPWM1, the flux
density in the CI for the DPWM2 can be also described by
the piecewise linear equations. The flux density variation for
different values of the modulation indices is plotted in Fig. 5.
The maximum value of the peak flux density λA,pmax is the
same as that of the DPWM1, and can be described by (9).
D. DPWM3: 30◦Clamp
In this PWM scheme, each phase leg is clamped to the
opposite dc-link in each 60◦segment. Different zero vectors
are applied in each subsector (half of a 60◦sector). The flux
density pattern is plotted in Fig. 6. The peak flux-density
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Fig. 6. The flux density in the CI core when DPWM3 is used. The switching
frequency is 2.5 kHz and maximum flux density in the core is restricted to 1
T.
λA,pmax is given as
λA,pmax =
⎧⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎩
VdcTs(
1√
3
|−→V ref |
Vdc
),
for 0 ≤ M < 1/√3
1
4VdcTs,
for 1/
√
3 ≤ M < 2/3
VdcTs(
1
2 − 12 |
−→
V ref |
Vdc
),
for 2/3 ≤ M < 4/(3 +√3)
VdcTs(
1
2
√
3
|−→V ref |
Vdc
),
for 4/(3 +
√
3) ≤ M < 2/√3
(10)
The CI suppresses the circulating current by providing mag-
netic coupling between the interleaved parallel legs. Assuming
strong magnetic coupling between the windings, the flux in
the core has only high frequency components, which are
concentrated around the odd multiple of the carrier frequency.
The high frequency excitation could lead to significant size
reduction of the CI. However, more losses due to the high
frequency excitation may result into increased loss density,
and considerable thermal management is required [17], [18].
In order to achieve higher power density, active cooling is
preferred [17]. However, active cooling increases complexity
and should be avoided.
The size of the CI can also be reduced by operating with
high flux density. However, this also results in increased losses.
Thus, the volume optimized design of the CI may result in
thermally limited design, where the maximum flux density in
the core is determined by the heat dissipation capability of the
CI [19], and not by the saturation flux density. For parallel
interleaved VSCs, the PWM scheme has a strong influence on
the maximum value of the peak flux density and the losses in
the CI. The variation in the maximum value of the peak flux-
linkage with the modulation index for different PWM schemes
[9] is plotted in Fig. 7. The maximum value of the peak
flux linkage is the same in all schemes. However, the flux-
linkage pattern is different. As a result, the core losses would
be different in each of the schemes, which is an important
factor in determining the size and the efficiency of the CI,
and it is discussed below.
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Fig. 7. The maximum peak flux linkage λA,pmax variation with the
modulation index. The flux-linkage is normalized with respect to the VdcTs.
The
−→
V ref is sampled twice in a switching cycle, and the
losses are evaluated for every half switching cycle. The flux
density behavior in the half switching cycle can be described
by the piecewise linear equations given in Table I and II for
the SVM, and the DPWM1, respectively.
The Improved Generalized Steinmetz Equation (IGSE) [20],
[21] is used to calculate the core losses, and the core losses
per unit volume is given as
Pv =
1
T
T∫
0
ki|dB(t)
dt
|α(ΔB)β−αdt (11)
where α, β and ki are the constants determined by the material
characteristics. The flux density pattern is identical over a
quarter period of the fundamental cycle. Therefore, the core
losses are evaluated for each half switching cycle over a
quarter period of the fundamental cycle. The average core loss
over this period is given as
Pv =
2
( fswf0 )
( fsw2f0
)∑
k=1
2
Ts
Ts
2∫
0
ki(4Bmaxfsw)
α(ΔBk)
β−αdt (12)
where f0 is the fundamental frequency and fsw is the switch-
ing frequency. The amorphous metal cores are considered,
where the Steinmetz constants are α = 1.51, β = 1.74 and
ki = 0.622.
To compare the PWM method independent of the design
parameters, the volumetric losses in each of the DPWM
schemes are normalized with respect to that of the SVM.
From Fig. 8, it is evident that the DPWM3 outperforms other
schemes in terms of the core losses. All the DPWM schemes
have lower core losses compared to SVM at low modulation
indices. The switching sequences involved in the DPWM2
are the same as the switching sequences of the DPWM1 in
subsector 1 (0◦ < ψ  30◦) and switching sequences of
DPWM3 in subsector 2 (30◦ < ψ  60◦). Thus, the core
losses of the DPWM2 is an average of the core losses of the
DPWM1 and core losses of the DPWM3 as depicted in Fig.
8. For high modulation indices, the DPWM1 has the highest
core losses, followed by the DPWM2 and SVM.
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Fig. 8. The core losses in the CI for different PWM schemes. The core losses
are normalized with respect to that of the SVM. The carrier frequency is taken
to be the same in all cases.
TABLE III
PARAMETERS FOR SIMULATION STUDY
Parameters Simulation study
Switching frequency 2.5 kHz
DC-link voltage 680 V
Maximum flux density Bmax 1 T
Window utilization factor Kw 0.5
RMS current in winding IA,1(rms) 8 A
Current density J 2 A/m2
Core material Amorphous metal AMCC40
Core cross-sectional area Ac 3.7×10−4m2
No. of turns N 92
IV. SIMULATION AND EXPERIMENTAL RESULTS
The CI is designed using area a product approach and the
design data are given in Table III. The area-product (Ap),
which is the product of core cross-sectional area Ac and
window area Aw, is given as
Ap = Ac ×Aw =
Vdc,maxIA,1(rms)
4KwJBmaxFs
(13)
where Vdc,max is the maximum dc-link voltage, IA,1(rms) is
the rms current flowing through each winding, Kw is the
window utilization factor and Bmax is the maximum flux
density. The magnetic model is implemented in PLECS and
the simulated flux density is depicted in Fig. 9. The flux
density pattern for all PWM schemes closely matches with
the analysis presented in Section III. The flux density and
the circulating current for the SVM is plotted in Fig. 9(a) and
9(b), respectively. The simulation results are obtained with the
modulation index of M=1. The core is excited only for two
third period of the fundamental cycle for all DPWM schemes
as evident from Fig. 9. The maximum value of the peak flux
density in the CI is the same in all the PWM schemes with
M=1 except for the DPWM3. The DPWM3 has a low value
of the maximum flux density for high modulation indices, as
shown in Fig. 7. The circulating current is proportional to the
flux density in the core as it is evident from the Fig. 9(a) and
9(b), and thus the circulating current is measured and used for
comparison of the PWM schemes in the experimental setup
due to the ease of the measurement.
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Fig. 9. Simulated flux density in the CI and the circulating current. (a)
SVM: flux density, (b) SVM: circulating current, (c) DPWM1: flux density,
(d) DPWM2: flux density, (e) DPWM3: flux density.
Experimental measurements have been obtained to demon-
strate the validity of the analysis presented in the paper. The
schematic of the test setup is shown in Fig. 1. The single
phase inductors are used which will also introduce inductance
in the circulating current path. This arrangement is adopted
to simplify the measurement [9]. From Fig. 1, the dynamic
behavior of the circulating current is given as
IA,c =
1
2Lf
∫
(VA1O − VA2O) dt (14)
From (4) and (14), it is clear that the circulating current (IA,c)
is a replica of the flux linkage in the core. Therefore, the
measurements of IA1 − IA2, which is equal to 2 × IA,c are
obtained.
The dc-link voltage is set to 600 V. The carrier frequency
is taken to be 2.5 kHz and the interleaving angle of 180◦is
chosen. The dead-time of 2 μs is used. The line filter inductor
of 6.8 mH is used, and a resistive load is set to 20 Ω. The
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Fig. 10. Performance comparison of the PWM schemes: The modulation
index M=1. (a) SVM, (b) DPWM1, (c) DPWM2, (d) DPWM3.
inductance in the circulating current path is 2×6.8 mH. The
results for modulation index of 1 for different PWM schemes
are given in Fig. 10.
The maximum value of the peak circulating current IA,c
is measured for different the PWM schemes. The modulation
index is varied in the full linear range. The peak value of
circulating current is different in each half switching period
and the highest value of the peak of IA,c is captured and
given in Table IV. The circulating current is a replica of
the flux-linkage in the CI. The maximum value of the peak
of the circulating current is the same for all of the PWM
schemes. For SVM, a constant value of IA,cmax is observed
over the entire modulation range, which is in agreement with
the analysis presented in Section III. The DPWM schemes
have smaller IA,cmax for lower modulation indices, and the
IA,cmax variation with modulation index matches with the
analysis.
TABLE IV
COMPARISON: MAXIMUM VALUE OF PEAK OF IA,c (A)
M IA,cmax
SVM DPWM1 DPWM2 DPWM3
0.1 3.55 0.79 0.81 0.84
0.2 3.52 1.46 1.47 1.47
0.3 3.50 2.09 2.07 2.02
0.4 3.55 2.68 2.67 2.63
0.5 3.50 3.23 3.19 3.20
0.6 3.48 3.72 3.72 3.79
0.7 3.48 3.63 3.63 3.71
0.8 3.42 3.55 3.42 3.27
0.9 3.40 3.50 3.42 2.82
1.0 3.40 3.48 3.36 2.97
1.1 3.36 3.48 3.36 3.24
1.15 3.38 3.39 3.37 3.37
V. CONCLUSION
The influence of the PWM schemes on the design of the CI,
used for the circulating current reduction in the parallel inter-
leaved VSCs, is discussed. The carrier interleaving improves
the line current quality, thus the size of the line filter can
be reduced. However, it requires additional circulating current
filter. The design of this filter is strongly influenced by the
PWM scheme used. The analytical model to evaluate the flux
density in the CI is presented. The maximum value of the
peak flux density for different PWM schemes is the same,
however the flux density pattern is different. This would results
in different core losses. The core losses, being an important
factor for proper thermal design of the CI, it is also evaluated
for each of the PWM schemes. The use of the SVM results in
high core losses for low modulation indices. The comparison
also indicates that the use of DPWM3 results in the lowest
core losses in the CI. Although the core is excited for two
third period of the fundamental cycle in all DPWM schemes,
the switching sequences involved in DPWM1 results in more
flux linkage at high modulation indices and thus incurs the
highest core losses for modulation indices higher than 0.6.
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Abstract—The interleaving of the carrier signals of the
parallel voltage-source converters can reduce the harmonic
content in the resultant switched output voltages. As a
result, the size of the line filter inductor can be reduced.
However, in addition to the line filter, an inductive filter
is often required to suppress the circulating current. The
size of the system can be reduced by integrating these two
inductors in a single magnetic component. An integrated
inductor, which combines the functionality of both the line
filter inductor and the circulating current filter inductor, is
presented. The pulsewidth modulation (PWM) schemes to
reduce the flux in some parts of the integrated inductor are
also analyzed. The flux reduction achieved by using these
schemes is demonstrated by comparing these schemes
with the conventional space vector modulation and the 60◦
clamped discontinuous PWM scheme. The impact of these
PWM schemes on the harmonic performance is also dis-
cussed. Simulation and experimental results are presented
to validate the analysis.
Index Terms—Filter design, integrated inductor, inter-
leaving, parallel, pulsewidth modulation (PWM), voltage-
source converters (VSCs).
I. INTRODUCTION
VOLTAGE-SOURCE converters (VSCs) are often con-nected in parallel in many high-power applications. The
harmonic quality of the resultant voltage waveforms in such
systems can be improved by interleaving the carrier signals
of the parallel connected VSCs [1]–[3]. This leads to size
reduction of the line filter inductor through the improvement
in the output voltage quality. However, when VSCs are con-
nected in parallel, the circulating current flows through the
closed path due to the control asymmetry and the impedance
mismatch. When the carriers are interleaved, the pole volt-
ages (switched output voltage of the VSC leg, measured with
respect to the dc-linl midpoint O) of the interleaved parallel
legs are phase shifted. This instantaneous potential difference
further increases the circulating current, which would result in
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Fig. 1. Two parallel interleaved VSCs with a common dc link. The filter
arrangement for circulating current suppression using the CI and the CM
inductor is depicted, where X = {A,B, C} and n = {1, 2}.
increased losses and unnecessary oversizing of the components
present in the circulating current path. Therefore, the circulating
current should be suppressed to realize the full potential of the
interleaved carriers in parallel connected VSCs.
The formation of the circulating current path can be avoided
by using the line-frequency isolation transformer [4]. However,
it increases the overall size of the system and should be avoided.
The use of the common-mode (CM) inductor in series with
the line filter inductor for each of the VSCs is proposed in
[2], as shown in Fig. 1. Another approach proposes the use of
the coupled inductor (CI) to suppress the circulating current by
providing magnetic coupling between the parallel interleaved
legs of the corresponding phases [1], [5] is also shown in Fig. 1.
A pulsewidth modulation (PWM) scheme to reduce the peak
value of the flux density in the CI is presented in [6], where the
CM signal, which is added to the reference voltage waveforms,
has been optimized. Ewanchuk and Salmon [7] proposed the
integration of three different CIs into one three-limb core. How-
ever, in order to suppress the circulating current using the three-
limb core, the CM voltage difference between the two parallel
VSCs should be made zero. This was achieved by employing
a modified discontinuous PWM (DPWM) scheme, which has
more number of commutations than the conventional (both
the continuous and the discontinuous) modulation schemes.
Therefore, this scheme may not be feasible for medium-/high-
power applications.
0278-0046 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
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Fig. 2. Magnetic structure of the proposed integrated three-phase in-
ductor. (a) Physical arrangement. (b) Simplified reluctance model of the
proposed integrated three-phase inductor.
In all of the aforementioned discussed approaches, two dis-
tinct magnetic components are involved.
1) line filter inductor (commonly referred as a boost induc-
tor) for improving the line current quality;
2) additional inductive components (CI/CM inductor) for
suppressing the circulating current.
The improvement in the power density can be achieved by inte-
grating both of these inductors in a single magnetic structure.
This paper presents an integrated three-phase inductor for
the parallel interleaved VSCs, which integrates three CIs and
a three-phase line filter inductor in a single magnetic structure.
The analysis of the integrated three-phase inductor is given
in Section II. Optimized PWM schemes to reduce the flux in
some parts of the proposed inductor are discussed in Section III
and their impact on the line current quality is evaluated in
Section IV. A design example of an integrated inductor is
presented in Section V. Finally, Section VI summarizes sim-
ulations and experimental results.
II. INTEGRATED INDUCTOR
The magnetic structure of the proposed integrated inductor,
which combines the functionality of three separate CIs and the
three-phase line filter inductor, is shown in Fig. 2(a). The core is
composed of three inner legs (referred as a phase leg), two outer
common legs and two bridge legs, which facilitate the magnetic
coupling between the phases. The coils of a particular phase of
both of the parallel VSCs are wound on the same phase leg
with opposite winding directions. A high permeability material
is used for the phase legs and the common legs, whereas the
bridge legs are realized using laminated iron core. Necessary
air gaps have been inserted in between the bridge leg and the
phase legs.
A. Simplified Reluctance Model
A simplified reluctance model of the integrated inductor is
shown in Fig. 2(b). The reluctance of half of the phase leg
is taken to be L and the reluctance of each of the air gap is
termed as 2g. The equivalent reluctance of each bridge leg is
the addition of the reluctance of the air gap (g = 2g ‖ 2g)
and the reluctance of the laminated iron core of that bridge.
However, the reluctance of the laminated steel core is very small
compared with the equivalent reluctance of the air gap g .
Therefore, the reluctance of each bridge leg is approximated as
g, as shown in Fig. 2(b). In addition, the magnetic asymmetry
introduced by the yokes of the high permeability magnetic
material is also neglected.
The coils are represented by the equivalent magnetomotive
forces (MMFs) in the simplified reluctance model. The MMF
of each coil is proportional to the current flowing through that
coil. Therefore, the involved current quantities are first defined
and then the reluctance network is solved in order to obtain the
flux linkage associated with each of the coils.
In parallel interleaved VSCs, the current flowing through
the coil has a circulating current component (Ix,c) and a line
current component Ix,l. Assuming ideal VSCs and neglecting
the effect of the hardware/control asymmetries, the line current
component of each of the VSCs are considered to be equal, and
it is given as
Ix,l =
Ix
2
(1)
where x = {A,B,C} and Ix is the resultant line current.
Therefore, the coil currents can be expressed as
Ix1 =
Ix
2
+ Ix,c and Ix2 =
Ix
2
− Ix,c (2)
where Ix,c is the circulating current. Using (2), the circulating
current is obtained as
Ix,c =
Ix1 − Ix2
2
. (3)
The CM current is defined as
ICM,n =
IAn + IBn + ICn
3
(4)
where n = {1, 2}. Using (3) and (4), the CM circulating current
ICM,c is given by
ICM,c =
ICM,1 − ICM,2
2
=
IA,c + IB,c + IC,c
3
. (5)
By solving the simplified reluctance network, the flux in the
phase legs are
φx1 ≈ 1
2(L + 2g)NIx +
1
NIx,c −
3
4NICM,c
φx2 ≈ 1
2(L + 2g)NIx −
1
NIx,c +
3
4NICM,c.
(6)
The CM flux component is given as
φCM ≈ 3
4LNICM,c (7)
and the flux in the common leg is half of the CM flux φCM/2.
The flux in the air gaps is given as
φx ≈ − 1L + 2gNIx. (8)
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B. Line Filter Inductance Lf
Using (6), the voltage across the coil x1 can be obtained as∫
Vx1x dt =
N2
2(L + 2g)Ix +
N2
 Ix,c −
3N2
4 ICM,c. (9)
Similarly, the voltage across the coil x2 is given as∫
Vx2x dt =
N2
2(L + 2g)Ix −
N2
 Ix,c +
3N2
4 ICM,c. (10)
Averaging the voltages across the coils of the respective phases
Vavg = Lf
d
dt
I + Vg (11)
where
Vavg=
[
VA1O+VA2O
2
VB1O+VB2O
2
VC1O+VC2O
2
]T
(12)
Vg=
[
VAg VBg VCg
]T
, I =
[
IA IB IC
]T
(13)
Lf =
N2
6(L + 2g)
⎡
⎣ 2 −1 −1−1 2 −1
−1 −1 2
⎤
⎦ . (14)
Differential equation (11) describes the dynamics of the resul-
tant line current. For a three-phase balance system
IA + IB + IC = 0. (15)
Using (11) and (15), the average value of the flux linkage of the
respective phase is given as∫ (Vx1O + Vx2O
2
)
dt =
N2
2(L + 2g)Ix + Vxg (16)
and the inductance offered to the line current is given as
Lf ≈ N
2
2(L + 2g) ≈
N2
4g . (17)
Let the length of each of the air gap be lg and the effective cross-
sectional area of the gap is Ag . Then, (17) can be rewritten as
Lf ≈ μ0N
2Ag
2lg
. (18)
C. Circulating Current Filter Inductance Lc
The circulating current is proportional to the time integral
of the difference of the pole voltages of the parallel legs. For
the proposed integrated inductor, the differential equations that
describe the behavior of the circulating current is obtained from
(9) and (10), and it is given as
ΔV =Lc
d
dt
Ic (19)
where ΔV = [ΔVA ΔVB ΔVC ]T (20)
Ic = [IA,c IB,c IC,c]
T (21)
Lc =
N2
2L
⎡
⎣ 3 −1 −1−1 3 −1
−1 −1 3
⎤
⎦ (22)
Fig. 3. Parallel interleaved VSCs with the proposed integrated inductor.
where ΔVx = Vx1O − Vx2O and x = {A,B,C}. As given in
(19), the value of the Lc is independent of the air-gap geometry
and depends only on the values of the reluctance of the phase
legs and the common legs. The circulating current can effec-
tively be suppressed by reducing the reluctance of the phase
legs and the common legs.
Using (11) and (19), electrical equivalent circuit of the par-
allel interleaved VSCs with the proposed integrated inductor is
derived, as shown in Fig. 3.
D. Flux Linkage in the Common Legs
The common legs in the proposed integrated inductor are
required to provide the return path for the common flux com-
ponents of the circulating flux of all three phases. The size
of the proposed integrated inductor can be further reduced
by reducing the peak value of the flux in the common legs.
The flux in the common leg depends on the reluctance of the
common leg, the number of turns, and the CM circulating
current ICM,c, as shown in (7). The CM circulating current
ICM,c is proportional to the time integral of the CM voltage
difference of the parallel VSCs.
In order to present a general analysis (independent of the
number of turns N ), the CM flux linkage is analyzed. Using
(6) and (7), the CM flux linkage is derived, and it is given as
λCM(t) =
3
2
∫
ΔVCM dt (23)
where ΔVCM is the CM voltage difference of both the VSCs
(VCM,1 − VCM,2). Therefore, the flux density in the common
leg can be reduced by decreasing the
∫
ΔVCMdt.
III. PWM SCHEMES
The size reduction of the proposed integrated inductor can be
achieved by reducing the peak value of the λCM. PWM schemes
to reduce the peak value of the λCM are discussed here. The
improvement achieved by using these schemes is demonstrated
by comparing the peak value of the λCM of these schemes
with that of the center aligned space-vector modulation (SVM)
and the 60◦ clamped discontinuous modulation (DPWM1) [8].
The analysis is carried for the interleaving angle of 180◦, as
it results in optimal harmonic performance at high modulation
indices.
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Fig. 4. NSPWM. (a) Switching sequences involved in the NSPWM.
Numbers represents the switching sequence. (b) Formation of a ref-
erence space vector Vref by the geometrical summation of the three
nearest voltage vectors in the region 1.
A. Conventional PWM Schemes
In a conventional SVM, VSC cycles through four switch
states in each switching cycle. Based on the position of the
reference space vector (
−→
V ref), two adjacent active voltage vec-
tors and both of the zero voltage vectors (
−→
V 0,
−→
V 7) are applied
to synthesize
−→
V ref . Out of the two zero voltage vectors, one
is redundant and can be omitted. As a result, several DPWM
schemes have emerged. In both the SVM and the DPWM, at
least one zero voltage vector is used in each switching cycle.
The use of the zero vector would lead to the maximum value of
the CM voltage of ±Vdc/2. For the parallel interleaved VSCs
with an interleaving angle of 180◦, the use of the SVM would
result in maximum value of the ΔVCM to be ±Vdc, whereas
for DPWM schemes, this value is ±2Vdc/3 [9]. From (23), it
is evident that the flux in the common leg can be reduced by
reducing the time integral of the ΔVCM. This can be achieved
by avoiding the use of zero voltage vectors.
B. Reduced CM Voltage PWM Schemes
Several PWM schemes, which do not use zero vectors to
synthesize the
−→
V ref , are reported in the literature [10]. Out of
these reported schemes, the most suitable schemes for parallel
interleaved VSCs with the proposed integrated inductor are
identified and their effect on the λCM is discussed.
An active zero-state PWM (AZSPWM) scheme uses two
adjacent active voltage vectors and two near opposing active
vectors [11]–[14]. The active voltage vectors that are 120◦
apart are used in a remote-state PWM scheme [15]. How-
ever, the number of commutations in a switching cycle is
increased compared with that of the SVM and may not be
feasible in high-power applications due to the high switching
losses. A near-state PWM (NSPWM) employs three near-
est active voltage vectors to synthesize the
−→
V ref [16], [17].
Out of these PWM schemes, the AZSPWM and the NSPWM
are adopted to modulate the parallel interleaved VSCs be-
cause of their superior harmonic performance, as discussed
in Section IV.
1) NSPWM: The NSPWM scheme employs three nearest
active voltage vectors to synthesize the reference voltage vector
Fig. 5. Switching sequences involved in the AZSPWM.
−→
V ref . Fig. 4(a) shows the switching sequences used in the
different sectors of the space vector diagram, where the number
represents the sequence, in which the corresponding voltage
vectors are applied. Depending on the switching sequences
involved, the space vector diagram is divided into six regions.
The switching sequence 612 is used in both subsector 1 (0◦ ≤
ψ < 30◦) and subsector 12 (330◦ ≤ ψ < 360◦) and these two
subsector together constitute region 1.
The geometrical formation of the
−→
V ref in region 1 is depicted
in Fig. 4(b). The active voltage vectors
−→
V1,
−→
V2, and
−→
V6 are used
and their respective dwell times are given as
T1 =
(√
3
Vα,r
Vdc
+
Vβ,r
Vdc
− 1
)
Ts (24a)
T2 =
(
1− 2√
3
Vα,r
Vdc
)
Ts (24b)
T6 =
(
1− 1√
3
Vα,r
Vdc
− Vβ,r
Vdc
)
Ts (24c)
where Vα,r and Vβ,r are the α and β components at the start of
the region. For the region 1, these components are given as
Vα,r1 =
√
3
2
Vα − 1
2
Vβ , Vβ,r1 =
1
2
Vα +
√
3
2
Vβ . (25)
Let the modulation index M be the ratio of the amplitude of
the reference phase voltage to the half of the dc-link voltage. In
NSPWM, the value of M should not fall below 0.769 in order
to ensure positive dwell times of the active voltage vectors.
Therefore, the modulation index M should be restricted within
a range of 0.769 to 1.154, which is sufficient for most grid-
connected applications in a normal operating mode. However,
the VSC is required to operate in a low modulation index region
during the low voltage ride through and AZSPWM is used in
this region.
2) AZSPWM Scheme: The adjacent active voltage vectors
and the two near opposing active voltage vectors are used to
formulate the reference voltage vector
−→
V ref [11]–[13]. The
switching sequences involved in the AZSPWM are shown in
Fig. 5. The discussion is only restricted to sector 1 (0◦ ≤ ψ <
60◦) due to the symmetry. The active voltage vectors
−→
V1,
−→
V2,
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Fig. 6. Switching sequences and CM voltages of both the VSCs with an
interleaving angle of 180◦ in subsector 1 (30◦≤ψ<60◦) for the NSPWM.
−→
V3, and
−→
V6 are used in sector 1, and their respective dwell times
are given as
T1 =
2√
3
|−−→Vref |
Vdc
Ts sin(60
◦ − ψ) (26a)
T2 =
2√
3
|−−→Vref |
Vdc
Ts sin(ψ) (26b)
T3 =T6 =
(Ts − T1 − T2)
2
. (26c)
The dwell time of the adjacent active vectors (T1, T2) is the
same as that of the conventional SVM. However, instead of
using the zero vectors, two near opposing active voltage vectors
(
−→
V3,
−→
V6) are used. As a result, the linear operation over the
entire modulation range (0 ≤ M < 2/√3) is achieved.
C. Flux Linkage
1) NSPWM: The CM voltage of the individual VSC (VCM,1
and VCM,2) and their differenceΔVCM are shown in Fig. 6. Due
to the use of only active vectors, the maximum CM voltage of
the individual VSCs is limited to ±Vdc/6. The application of
voltage vectors
−→
V1 and
−→
V2 results in the equal and opposite
polarity CM voltages. Due to the opposite polarity of the
individual CM voltages, the simultaneous application of
−→
V1 in
VSC1 and
−→
V2 in VSC2 and vice versa in subsector 1 forces the
difference in CM voltages ΔVCM to take the value of ±Vdc/3.
Therefore, for a given dc-link voltage, the peak value of the flux
linkage in a switching cycle (λCM,p) depends on the overlap
time of the voltage vectors
−→
V1 and
−→
V2, as shown in Fig. 6.
Similarly, when the
−→
V ref is in subsector 12, the overlap time of
the voltage vectors
−→
V1 and
−→
V6 decides the value of the λCM,p.
The value of the λCM,p changes with every update of the
reference voltage vector
−−→
V ref (varies with the space vector
angle ψ and, therefore, has different values in each switching
cycle). The maximum value out of the λCM,p values over a 60◦
region of the space diagram is denoted by λCM,pmax and it is
given in Table I.
2) AZSPWM: The variation of the λCM,pmax over a 60◦
region of the space diagram for the AZSPWM is also given
in Table I.
TABLE I
MAXIMUM VALUE OF THE PEAK CM FLUX LINKAGE
Fig. 7. Variation of the maximum value of the flux linkage in the
common leg as a function of the modulation index. The λCM,pmax is
normalized with respect to the VdcTs. For the NSPWM, the λCM,pmax
is plotted only for the linear modulation range of 0.769  M  1.154.
TABLE II
MAXIMUM VALUE OF THE CM FLUX LINKAGE
OVER THE ENTIRE LINEAR MODULATION
The variation in the λCM,pmax with respect to the modulation
index M for both the NSPWM and the AZSPWM is plotted
in Fig. 7 and compared with that of the SVM and the 60◦
clamped DPWM (commonly referred as a DPWM1) schemes.
The equations for λCM,pmax as a function of modulation index
M for the SVM and the DPWM1 are derived in [9] and the
variation of the λCM,pmax is plotted in Fig. 7 for the sake
of comparison. The maximum values of the CM flux linkage
for the entire linear modulation range for each of the PWM
schemes are shown in Table II. The CM flux linkage values
are normalized with respect to the VdcTs. Considering the
maximum value of the CM flux linkage of the SVM as a base
value, the reduction achieved by other PWM schemes is given
in Table II. A considerable reduction in the maximum CM
flux linkage is achieved using the AZSPWM (78% reduction
compared with SVM and 66% reduction compared with the
DPWM1). The use of the NSPWM also results in substantial
reduction in the maximum value of the CM flux linkage.
IV. ASSESSMENT OF THE LINE CURRENT QUALITY
The impact of the switching sequences of the NSPWM and
the AZSPWM on the line current quality is analyzed here.
GOHIL et al.: INDUCTOR FOR PARALLEL INTERLEAVED VSCs AND PWM SCHEMES FOR FLUX MINIMIZATION 7539
TABLE III
POLARITY OF THE CARRIER SIGNALS OF EACH OF THE PHASES
OF THE INDIVIDUAL VSCS IN SECTOR 1 (0◦ ≤ ψ < 60◦)
FOR THE SVM AND THE AZSPWM AND IN REGION 1
FOR THE DPWM1 AND THE NSPWM
Fig. 8. Pole voltages of phase A of individual VSCs and their average
withM = 1 and ψ = 20◦. (a) SVM. (b) AZSPWM.
A. Pulse Patterns
The use of NSPWM and AZSPWM is limited in a single
VSC system as the line-to-line voltage pulses exhibits bipolar
pattern and results in more ripple in the line current [17].
However, in the case of the parallel interleaved VSCs, the
pulse pattern of the resultant line-to-line voltage can be sig-
nificantly improved by using an interleaving angle of 180◦,
as explained here.
The scalar implementation of the AZSPWM requires two
opposite polarity carrier signals. The modulation waveforms
are the same as that of the SVM and the carrier waveforms are
selected based on the reference space vector angles [18]. For the
parallel interleaved VSCs, the selection of the carrier signals to
modulate each of the phases in sector 1 (0◦ ≤ ψ < 60◦) for the
SVM and the AZSPWM scheme are shown in Table III. The
use of the same modulation signal and the same carrier signals
for phase B in both the PWM schemes yields the same pole
voltages of phase B. However, the carrier signals of phase A
and phaseC in AZSPWM have opposite polarity than the SVM.
As a result, the pole voltages of phase A and phase C of the
individual VSCs are different in the SVM and the AZSPWM.
For the parallel VSCs, the resultant pole voltage is an average
of the pole voltages of the individual VSCs. The pole voltages
of the individual VSCs and the resultant pole voltage for phase
A for the SVM and the AZSPWM are shown in Fig. 8 and it
is evident that the resultant pole voltages are the same in both
the cases. Therefore, for the parallel interleaved VSCs with an
interleaving angle 180◦, the resultant pole voltages of all the
phases are the same for both the SVM and the AZSPWM. As
a result, the harmonic performance of the parallel interleaved
VSCs modulated using the AZSPWM is also the same as that
of the SVM.
Fig. 9. Theoretical harmonic spectra of the line-to-line output voltage of
the parallel interleaved VSCs with interleaving angle of 180◦, modulated
using AZSPWM with modulation index of M = 1 and the carrier ratio
(ωc/ω0) = 51.
Similarly, the NSPWM scheme can be realized by using the
modulation waveforms of the DPWM1 and by using two carrier
signals with opposite polarities [18]. For an interleaving angle
of 180◦, the polarity of the carrier signals of each of the phases
of the individual VSCs in region 1 (330◦ ≤ ψ < 360◦ and 0◦ ≤
ψ < 30◦) for the NSPWM and the DPWM1 schemes are given
in Table III. Due to the use of the same modulation waveform
and the same carrier signals in region 1, the pole voltages of
phase A and phase B are the same for both the PWM schemes.
In NSPWM, phase C is modulated using the opposite polarity
carrier than that of the DPWM1 and therefore the pole voltages
of phase C of the individual VSCs are different in both the
schemes. However, the average of the pole voltages of phase C
is the same for both of the PWM schemes. As a result, the har-
monic performance of the parallel interleaved VSCs, modulated
using the NSPWM, is also the same as that of the DPWM1.
B. Harmonic Performance
As a result of the modulation, the pole voltages have un-
desirable harmonic components in addition to the required
fundamental component. These harmonic components can be
represented as the summation series of sinusoids, characterized
by the carrier index variable m and the baseband index variable
n [8]. The hth harmonic component is defined in terms of m
and n, and it is given as
h = m
(
ωc
ω0
)
+ n (27)
where ω0 is the fundamental frequency and ωc is the carrier
frequency.
The harmonic coefficients Amn and Bmn in (28), shown at
the bottom of the next page, are evaluated for each 60◦ sextant
using the double Fourier integral. Theharmonic coefficients for
this case are given in (29) and (30), shown at the bottom of the
next page. The expressions contain Jy(z), which represents the
Bessel functions of the first kind of the order y and argument z.
The double summation term in (28) is the ensemble of all pos-
sible frequencies, formed by taking the sum and the difference
between the carrier harmonics, the fundamental waveform and
its associated baseband harmonics.
The theoretical closed form harmonic solution of the line-
to-line voltage for the AZSPWM is obtained by using (29)
and (30) and the harmonic spectrum is shown in Fig. 9. The
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Fig. 10. Theoretical harmonic spectra of the line-to-line output voltage
of the parallel interleaved VSCs with interleaving angle of 180◦, mod-
ulated using NSPWM with modulation index of M = 1 and the carrier
ratio (ωc/ω0) = 51.
magnitude of the odd multiple of the carrier harmonics and
the associated sideband harmonic components are very small.
The major harmonic components appear at the even multiple
of the carrier harmonics and its odd sideband harmonics.
The harmonic coefficients of NSPWM are also evaluated in
a similar manner and the theoretical harmonic spectrum for
M = 1 is shown in Fig. 10. In contrast to the AZSPWM,
the magnitude of the even multiple of the carrier harmonic
components and its sidebands is reduced considerably.
However, the rolloff in magnitude of the sideband harmonic
components is slower than for the AZSPWM. The harmonic
performance of both of the PWM schemes is compared by
evaluating the normalized weighted total harmonic distortion
(NWTHD), which is defined as
NWTHD =
M
√∑∞
h=2
(
Vh
h
)2
Vf
(31)
where Vf is the fundamental component and Vh is the magni-
tude of the hth harmonic component.
The NWTHD for all of the PWM schemes are shown in
Fig. 11. The resultant pole voltages of the two parallel inter-
leaved VSCs with an interleaving angle of 180◦ are the same
in SVM and in AZSPWM. Therefore, the NWTHD of SVM
is the same as that of the AZSPWM. Similarly, the NWTHD
in the case of the NSPWM in the linear modulation range
(0.769 ≤ M < 2/√3) is the same as the DPWM1. Although
f(t) =
A00
2
+
∞∑
n=1
[A0n cos (n[ω0t+ θ0]) +B0n sin (n[ω0t+ θ0])]
+
∞∑
m=1
[Am0 cos (m[ωct+ θc]) +Bm0 sin (m[ωct+ θc])]
+
∞∑
m=1
∞∑
n=−∞
n
=0
[Amn cos (m[ωct+ θc] + n[ω0t+ θ0]) +Bmn sin (m[ωct+ θc] + n[ω0t+ θ0])] (28)
AmnAZS =
4Vdc
qπ2
×
⎛
⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎝
π
6 cos
(
mπ2
)
sin
(
nπ2
) [
1− cos (2nπ3 )]{Jn (q 3π4 M)+ 2 cos (nπ6 ) Jn (q√3π4 M)}
+
∞∑
k=1
k 
=−n
1
n+k cos
(
mπ2
)
sin
(
k π2
)
cos
(
[n+ k]π2
)
sin
(
[n+ k]π6
)
×
{
Jk(q
3π
4 M)
[
1−cos([n+3k]π3 )]+2 [cos ([2n+3k]π6 )−cos ([n−3k]π6 ) cos (nπ6 )]{Jk (q√3π4 M)}
+
∞∑
k=1
k 
=n
1
n−k cos
(
mπ2
)
sin
(
k π2
)
cos
(
[n− k]π2
)
sin
(
[n− k]π6
)
×
{
Jk(q
3π
4 M)
[
1−cos([n−3k]π3 )]+2 [cos ([2n−3k]π6 )−cos ([n+3k]π6 ) cos (nπ6 )]{Jk(q√3π4 M)}
⎞
⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎠
(29)
BmnAZS =
4Vdc
qπ2
×
⎛
⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎝
π
6 cos
(
mπ2
)
sin
(
nπ2
)
sin
(
2npi3
){
Jn
(
q 3π4 M
)
+ 2 cos
(
nπ
6
)
Jn(q
√
3π
4 M)
}
+
∞∑
k=1
k 
=−n
1
n+k cos
(
mπ2
)
sin
(
k π2
)
cos
(
[n+ k]π2
)
sin
(
[n+ k]π6
)
×
{
Jk
(
q 3π4 M
)
sin
(
[n+ 3k]π3
)− 2 cos(nπ6 ) sin ([n− 3k]π6 ){Jk(q√3π4 M)}
+
∞∑
k=1
k 
=n
1
n−k cos
(
mπ2
)
sin
(
k π2
)
cos
(
[n− k]π2
)
sin
(
[n− k]π6
)
×
{
Jk(q
3π
4 M) sin
(
[n− 3k]π3
)− 2 cos(nπ6 ) sin ([n+ 3k]π6 ){Jk(q√3π4 M)}
⎞
⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎠
(30)
where Vdc is the dc-link voltage, M is the modulation index, and q = m+ n(ω0/ωc)
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Fig. 11. Theoretical variation of the NWTHD with a modulation index
M of the parallel interleaved VSCs with an interleaving angle of 180◦.
NSPWM is a DPWM scheme, it demonstrates better harmonic
performance compared with the AZSPWM. Therefore, the use
of the NSPWM results in a improved harmonic performance
and reduced switching losses. In order to operate the VSCs in
the full modulation range, AZSPWM in the low modulation
index range (0 ≤ M < 0.769) and NSPWM in the high modu-
lation index range (0.769 ≤ M < 2/√3) can be used.
V. DESIGN OF INTEGRATED INDUCTOR
Design steps are illustrated by deriving design equations of
an integrated inductor for an active three-phase rectifier.
A. Design Procedure
Design steps of an integrated inductor for an active three-
phase rectifier are illustrated. The flux in the integrated inductor
is highly influenced by the PWM scheme used. For the active
rectifier applications, the modulation index varies in close
vicinity to one. Therefore, the use of the NSPWM is considered
due to its superior harmonic performance and lower switching
losses. The relevant design equations are derived hereafter.
1) Value of the Line Filter Inductor: The value of a line
filter inductor Lf is generally chosen to limit the peak-to-peak
value of the ripple component of the resultant line current to an
acceptable value. Let
k =
ΔIx,m
Ix,p
(32)
where ΔIx,m is the maximum value of the peak-to-peak ripple
current component of the resultant line current, and Ix,p is
the amplitude of the fundamental component of the resultant
line current. For the NSPWM, the peak-to-peak value of the
ripple current component is maximum for the modulation index
of M = 1 and at the reference voltage space vector angle of
ψ = 0◦ [19] (and ψ = 180◦), and it is given as
ΔIx,m =
Vdc
24fcLf
. (33)
Using (32) and (33), the value of the line filter inductor can be
obtained as
Lf =
Vdc
24fckIx,p
. (34)
2) Maximum Flux Density in Bridge Legs: The flux
density in the bridge legs is obtained using (8), (17), and (34)
and it is given as
Bbl(t) =
Vdc(2 + k)
48NfckAc,bl
cos(ψ + γ) (35)
where Ac,bl is the cross-sectional area of the bridge leg, and γ is
the power factor angle. For the active rectifier, γ is considered
to be zero. Therefore, the flux density in the bridge leg is
maximum at ψ = 0◦ and it is obtained as
Bbl,m =
Vdc(2 + k)
48NfckAc,bl
. (36)
3) Maximum Flux Density in Common Legs: Obtaining
the value of the ICM,c form (19) and substituting in (7) yields
Bcl =
λCM
2NAc,cl
(37)
where Ac,cl is the cross-sectional area of the common leg.
Substituting the value of λCM from Table I into (37) yields
Bcl =
Vdc
32NfcAc,cl
(
3M sin
[
arccos
(
1√
3M
)]
− 1
)
. (38)
The flux density in the common leg is maximum for the
modulation index M = Mmax, and it is given as
Bcl,m = Bcl|M=Mmax (39)
where Mmax is the maximum value of the modulation index in
the given operating range.
4) Maximum Flux Density in Phase Legs: Obtaining the
values of the Ix,c and ICM,c form (19) and substituting in (6)
yields
φx1(t) =
1
N
LfIx(t) +
1
2N
∫
ΔVxdt. (40)
As evident from (40), the flux in the phase leg has two distinct
components:
1) resultant flux component φx;
2) circulating flux component φx,c.
The resultant flux component φx is equal to the flux through the
bridge leg. φx attains its maximum value for reference voltage
space vector angle ψ = 0◦ and can be readily obtained from
(36). The circulating flux component φx,c is proportional to the∫
ΔVxdt. The peak value of the
∫
ΔVxdt is different in each
sampling interval due to the change in the dwell times of the
corresponding voltage vectors. For the NSPWM, the circulating
flux component attains maximum value at the reference voltage
space vector angle ψm and it is given as
φx,cmax = φx,c(t)|ψ=ψm =
Vdc
8Nfc
(41)
ψm =120
◦ − arcsin
(
1√
3Mmin
)
(42)
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where Mmin is the minimum value of the modulation index in
the given operating range. Flux in the phase leg
φx1(t) = φx(t) + φx,c(t) (43)
and for the phase A, it could attain its maximum value at
ψ = 0◦, ψ = ψm, or ψ = 30◦. The flux density in the phase
leg at these values of the reference voltage space vector angle
is given as
BA1(t)|ψ=0◦ =
Vdc(2 + k)
48NfckAc,pl
BA1(t)|ψ=30◦ =
Vdc
4NfcAc,pl
(
1 +
√
3
2
[
2 + k
12k
−Mmin
])
BA1(t)|ψ=ψm =
Vdc
8NfcAc,pl
(
1 +
2 + k
6k
cosψm
)
(44)
where Ac,pl is the cross-sectional area of the phase leg. The
maximum value of the flux density in the phase leg is obtained
from (44), and it is given as
Bpl,m = max(BA1|ψ=0◦ , BA1|ψ=30◦ , BA1|ψ=ψm). (45)
5) Number of Turns and Cross-Sectional Area of the
Cores: Once the material for the magnetic core is chosen, value
of the Bpl,m is selected such that Bpl,m < Bsat, where Bsat
is the saturation flux density. The value of the N ×Ac,pl can
be obtained using (44) and (45) and the number of turns and
the cross-sectional area of the core is selected using this value.
Once the value of the number of turns N is known, the cross-
sectional area of the bridge legs and the common legs can be
obtained using (36) and (39), respectively. The air-gap cross
section can be obtained from the dimensions of the phase leg
and the bridge leg. Using the value of the air-gap cross section
and (18), the length of the air gap can be obtained.
B. Comparative Evaluation
The size reduction is achieved by using the integrated in-
ductor, and it is demonstrated by comparing the volume of the
integrated inductor with the volume of the magnetic component
of a system, which uses two separate inductors, i.e., one for
the circulating current suppression and another for reducing
the ripple in the line current for each of the phases, as shown
in Fig. 1.
1) CI: The maximum value of the product of the number of
turns and the cross-sectional area of the core is given as
NCIAc,CI =
Vdc
8fcBCI,m
(46)
where NCI is the number of turns of each coil of the CI, BCI,m
is the maximum permissible value of the flux density, andAc,CI
is the cross-sectional area of the central leg of the CI. The cross-
sectional area of the side legs is half than that of the central leg.
2) Line Filter Inductor: The maximum value of the product
of the number of turns and the cross-sectional area is
NLfAc,Lf =
Vdc(2 + k)
48fckBLf ,m
(47)
where NLf is the number of turns in the line filter inductor,
BLf ,m is the maximum flux density, and Ac,Lf is the cross-
sectional area of the central leg of the line filter inductor.
3) Comparison: The number of turns N and the cross-
sectional area of the phase leg Ac,pl of the integrated inductor
is taken as base values for the comparison.
For the specified modulation range (the modulation index is
assumed to be 0.9(Mmin) ≤ M ≤ 1.1(Mmax)), ψm = 80◦ and
Bpl,m = BA1|ψ=ψm . The maximum value of the N ×Ac,pl is
given as
NAc,pl =
Vdc
8fcBpl,m
(
1 +
2 + k
35k
)
. (48)
Assuming Ac,pl = Ac,CI and taking k = 0.35, the relationship
between N and NCI is obtained using (46) and (48) as it is
given by
N = 1.19NCI. (49)
As coils in both the cases should be designed to carry the
same current, it is evident from (49) that for the Ac,pl = Ac,CI ,
the volume of the winding material in the integrated inductor
is 19% higher than that of the CI. However, the separate
inductor-based solution requires additional coils for the line
filter inductor, which should be designed to carry the rated
current.
Assuming BLf ,m = Bpl,m and using (47) and (48), the
relationship between the parameters of the separate line filter
inductor and the integrated inductor is derived as
NLfAc,Lf
NAc,pl
= 0.94. (50)
Taking NLf = 0.67N gives
Ac,Lf = 1.4Ac,pl. (51)
For the given value of the Mmax, the maximum value of
the N ×Ac,cl can be obtained using (38) and (39), and it is
given as
NAc,cl =
1.8Vdc
32fcBcl,m
. (52)
Assuming Bcl,m = Bpl,m and using (48) and (52), the relation-
ship between the cross-sectional area of the common leg and
the cross-sectional area of the phase leg is obtained as
Ac,cl = 0.4Ac,pl. (53)
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TABLE IV
PARAMETERS FOR THE SIMULATIONS
AND THE EXPERIMENTAL STUDIES
Fig. 12. Image of the implemented integrated inductor.
Therefore, the total cross-sectional area of both of the common
legs is 80% of the cross-sectional area of a phase leg. Using
(36) and (48), the relationship between the Ac,bl and the Ac,pl
is obtained as
Ac,bl = 0.94Ac,pl. (54)
Using these derivations, the volume of the proposed integrated
inductor is compared with the state-of-the-art filter arrange-
ment. The maximum value of the flux density of the magnetic
cores and the current density are taken to be the same in both
the cases. In this scenario, the integrated inductor results in 39%
saving in copper and 35% reduction in the magnetic material.
VI. SIMULATION AND EXPERIMENTAL RESULTS
A. Simulation Study
The system parameters that are used for the simulations and
the experimental studies are listed in Table IV. The phase legs
and the common legs of the integrated inductor are realized us-
ing three U shape (0R49925UC) and one I shape (0R49925IC)
ferrite cores from Magnetics, as shown in Fig. 12. Instead of
using two common legs with the cross-sectional area of Ac,cl,
single common leg having the cross-sectional area of 2×Ac,cl
is used. The bridge legs are realized using the laminated steel
block. The implemented inductor and the inductor shown in
Fig. 2(a) are magnetically equivalent and the use of the inductor
shown in Fig. 12 does not impair the significance of the analysis
and the obtained experimental results.
Time-domain simulations have been carried out using
PLECS. The flux density in the various parts of the integrated
inductor in the case of the NSPWM, are shown in Fig. 13.
Fig. 13. NSPWM: Flux density waveforms for modulation index of
M = 1. (a) Flux density in the upper part of the phase leg. (b) Flux den-
sity in the lower part of the phase leg. (c) Flux density in the common leg.
(d) Air-gap flux density.
Fig. 14. Flux density in the common leg forM=1. (a) SVM. (b)DPWM1.
(c) AZSPWM.
The fundamental frequency component of the flux density in
both the upper and the lower part of the phase legs is the
same. Whereas, the circulating flux component has the same
magnitude but opposite polarity, as shown in Fig. 13(a) and (b).
The flux density in the air gap (which is the same as the
flux density in the bridge leg) has predominant fundamental
frequency component, as shown in Fig. 13(d).
The flux density waveform in the common leg for the differ-
ent PWM schemes is shown in Fig. 14 for the modulation index
M = 1. The use of both the SVM and the DPWM1 results in
the maximum value of the BCM close to 0.35 T. On the other
hand, the maximum value of the BCM is 0.25 T in the case of
the NSPWM. The use of the AZSPWM results in a maximum
value of the BCM to be 0.22 T.
B. Hardware Results
The PWM schemes are realized by the scalar implementation
using TMS320F28346 floating-point digital signal processor.
The output terminals are connected to a three-phase resistive
load of 53 Ω. The line current Ix, the circulating current Ix,c,
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Fig. 15. Measured currents at modulation index ofM=1. Ch1: Phase A
line current (5 A/div), Ch2: Phase A circulating current (2 × IA,c)
(0.5 A/div), Ch3: CM circulating current (IA1 + IB1 + IC1 = 3×
ICM,c) (0.5 A/div). (a) NSPWM. (b) DPWM1.
Fig. 16. Measured currents at modulation index ofM=1. Ch1: Phase A
line current (5 A/div), Ch2: Phase A circulating current (2 × IA,c)
(0.5 A/div), Ch3: CM circulating current (IA1 + IB1 + IC1 = 3× ICM,c)
(0.5 A/div). (a) AZSPWM. (b) SVM.
and the CM circulating current ICM,c for the NSPWM and the
AZSPWM are shown in Figs. 15(a), and 16(a), respectively.
It is evident from these results that the integrated inductor offers
Fig. 17. Measured maximum values of the CM circulating current over
a fundamental cycle as a function of the modulation index. For the
NSPWM, the values are plotted only for the linear modulation range of
0.769  M  1.154.
the desired inductance to the line current and also suppresses
the circulating current. The current waveforms for the DPWM1
is shown in Fig. 15(b). From Fig. 15, it is clear that the resultant
line current Ix and the circulating current Ix,c are similar
in case of the NSPWM and the DPWM1. However, the CM
circulating current ICM,c in the case of the NSPWM is very
small compared with that of the DPWM1. Similarly, the line
current quality in the case of the AZSPWM and the SVM
is the same, as it is evident form Fig. 16. However, the use
of the AZSPWM would result in less CM circulating current
compared with that of the SVM.
It has been analytically shown that the peak value of the CM
flux can be reduced by using the NSPWM and the AZSPWM.
This has been verified by measuring the sum of the currents
of all the three phases of the first VSC. As defined in (4), the
sum of the currents of all the three phases of the first VSC is
equal to the 3ICM,1. Since ICM,2 = −ICM,1, substituting this
in (5) yields
IA1 + IB1 + IC1 = 3ICM,1 = 3ICM,c. (55)
Using (22), (23), and (55) the sum of the currents of all the three
phases of the first VSC is obtained as
IA1 + IB1 + IC1 =
4L
N2
λCM. (56)
As the sum of the current of all the three phases of the first
VSC is proportional to the CM flux, set of readings of this
value were obtained with the dc-link voltage of 325 V and a
resistive load of 27 Ω. The dc-link voltage value is reduced to
half to obtain these sets of readings, as the use of the SVM
at the low modulation indices with the rated dc-link voltage
causes the saturation of the designed integrated inductor due
high CM flux (as analyzed in this paper and shown in Fig. 7).
The variation of the maximum value of the CM circulating
current with the modulation index is shown in Fig. 17, which is
in a good agreement with the analysis presented in a Section III.
It has been analytically shown in Section IV that the
AZSPWM is harmonically equivalent to the SVM. Similarly,
it is also established that the harmonic performance of the
NSPWM is same as that of the DPWM1. This has been
demonstrated by evaluating the NWTHD of the resultant line-
to-line voltage (VA′B′) using the analytical expressions of the
harmonic coefficients Amn and Bmn. However, A′ and B′ are
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Fig. 18. Measured total harmonic distortion of the resultant line current
as a function of the modulation index. For the NSPWM, the values are
plotted only for the linear modulation range of 0.769 M  1.154.
the fictitious terminals and not available for measurement (refer
Fig. 3). Therefore, the harmonic performance of the PWM
scheme has been indirectly verified by measuring the total
harmonic distortion of the resultant line current. The variation
of the total harmonic distortion of the resultant line current as
a function of the modulation index is shown in Fig. 18. For
any given modulation index, the ITHD values for the AZSPWM
closely matched with that of the SVM. Similarly, the harmonic
performance of NSPWM in its linear modulation range is the
same as that of the DPWM1. It is also clear from Fig. 18 that
the NSPWM and the DPWM1 are harmonically superior than
the AZSPWM and the SVM, which is in agreement with the
NWTHD results shown in Fig. 11.
VII. CONCLUSION
In this paper, the integrated inductor for the parallel inter-
leaved VSCs is presented. The proposed inductor combines the
functionality of both the line filter inductor and the circulating
current filter inductor. A five-leg magnetic structure is pro-
posed, where the outer two legs provide low reluctance path for
the CM flux. A PWM scheme, which employs AZSPWM in the
low modulation index range (0 ≤ M < 0.769) and NSPWM
in the high modulation index range (0.769 ≤ M < 2/√3) is
analyzed for the parallel interleaved VSCs. It reduces the
maximum value of the CM flux linkage by 68% compared
with that of the SVM and 52% compared with that of the
DPWM1. The harmonic performance of the NSPWM and the
AZSPWM for the parallel interleaved VSCs is also analyzed
and it is established that the magnitude of the harmonic fre-
quency components in the NSPWM is the same as that of
the DPWM1 for an interleaving angle of 180◦. Similarly, the
harmonic performance of the AZSPWM is the same as that of
the SVM. Therefore, the use of the NSPWM and the AZSPWM
result in flux reduction in the common legs of the integrated
inductor, without compromising the harmonic performance.
Procedure for designing the integrated inductor is also pre-
sented. The design equations are derived for the active three-
phase rectifier application. The volume of the magnetic core
and the copper of the proposed integrated inductor is compared
with the converter system, having separate CI and the line filter
inductor for each of the phases. When used with the NSPWM,
the integrated leads to 35% reduction in magnetic core and 39%
saving in copper.
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Abstract
This paper presents an integrated inductor for two parallel interleaved Voltage Source Converters (VSCs).
Interleaving of the carrier signals leads to improvement in the harmonic quality of the resultant output
voltage and the line current filtering requirements can then be reduced. However, the instantaneous
potential difference, caused by the interleaved carriers, may drive large circulating current between the
parallel VSCs and an additional inductor is often placed in the circulating current path to suppress the
current to an acceptable limit. Integration of both line filter inductor and circulating current filter inductor
is proposed. The flux in the magnetic structure is analyzed and the values of the line filter inductance
and circulating current filter inductance are derived. Steady-state and the transient performance of the
system has been verified by means of simulation and experimental results.
Introduction
Three-phase two-level pulsewidth modulated Voltage Source Converter (VSC) is widely used in many
industrial and renewable energy applications. This converter is often realized using a Si Insulated Gate
Bipolar Transistor (IGBT). The VSC, with an IGBT as a switching device, suffers from excessive losses
if the switching frequency is increased beyond few kHz. Due to the limited switching frequency, large
line filter components are generally employed to comply with the power quality requirements. In many
high power applications, several VSCs are connected in parallel to achieve the desired power/current
level [1]. These parallel connected VSCs can be operated with interleaved carrier signals and multi-level
voltage waveforms can be achieved.
As a result of the interleaved carriers, the switched output voltages (referred as a pole voltage hereafter)
of the parallel VSC legs are phase shifted. As a result, some of the harmonic frequency components
that are present in the individual pole voltages of the parallel VSC legs are also phase shifted and their
contribution in the resultant output voltage is fully/partly canceled [2–5]. The improvement in the har-
monic quality of the resultant output voltage leads to reduction in the line current filtering requirements.
However, the difference of the phase shifted harmonic components of the pole voltages appears across
the closed path and drives the circulating current between the parallel VSCs.
The flow of the circulating current between parallel VSCs increases the losses and leads to unnecessary
over-sizing of the components present in the circulating current path. Therefore, it should be suppressed
to an acceptable limits. An inductive component is often used, which offers high impedance to the phase
shifted harmonic component of the pole voltages and thereby suppressing the circulating current. One of
the ways to achieve this is to provide a strong magnetic coupling between the parallel VSC legs [3,6–9],
as shown in Fig. 1. The system with parallel interleaved VSCs uses two distinct inductive components:
1. Line filter inductor (L f ) for improving the injected line current quality.
2. An inductor ( Lc) for suppressing the circulating current.
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Figure 1: Two parallel interleaved voltage source converters with a common dc-link. Circulating current is sup-
pressed by inductor Lc and the line filter inductor L f provides desired inductance for line current filtering. Proposed
integrated inductor combines the functionalities of both the Lc and L f of all three phases.
The advantage offered in terms of the size reduction of the line filter component is somewhat offset by
the introduction of the additional circulating current inductor. The volume of these inductive compo-
nents can be reduced by integrating the functionalities of both the line filter inductor and the circulating
current inductor. Moreover, the size of the magnetic component can be further reduced by integrating the
inductors of all three phases in a single magnetic structure.This paper proposes such integrated inductor
for two parallel connected VSCs.
Parallel Interleaved Voltage Source Converters
Two parallel VSCs with the common dc-link is shown in Fig. 1. The carrier signals of these parallel
VSCs are interleaved by an interleaving angle of 180◦. The harmonic performance of the switched
output voltage and the behavior of the circulating current is significantly influenced by the Pulse Width
Modulation (PWM) scheme used [10, 11]. Therefore, the PWM scheme is briefly discussed hereafter.
A 60◦ discontinuous modulation (commonly referred to as a DPWM1) is used to modulate the parallel
VSCs. Each VSC leg remains clamped to the dc bus for one third period (120◦) of the fundamental
cycle. This clamping interval is divided into two sub-intervals of 60◦ each and the voltage vectors
are selected to arrange these sub-intervals around the positive and the negative peak of the reference
voltage waveform, as shown in Fig. 2a. For the unity power factor applications, the switching of the
semiconductor device is avoided when the current through that device is near its peak value. In this
manner, the switching losses can be reduced up to 50% compared to that of the continuous space vector
modulation scheme. In addition, for the symmetrical interleaving, the use of the DPWM1 results in a
better harmonic performance compared to the continuous space vector modulation scheme [5, 10].
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Figure 2: Pulse width modulation scheme and the pole voltages of the parallel voltage source converters. (a)
Switching sequences used in the DPWM1. The numbers represent the corresponding voltage vectors, (b) Pole
voltages of phase a of both the parallel voltage source converters for the modulation index M = 1 and voltage
space vector angle ψ = 45◦. The interleaving angle is 180◦.
The pole voltages of both the VSCs are shown in Fig. 2b. These pole voltages have the same average
value. However, due to the interleaved carriers, these pole voltages are phase shifted. Therefore, there
exist an instantaneous potential difference, which appears across the closed path formed due to the inter-
leaved carriers and the parallel connection. The potential difference of the pole voltages for a particular
switching interval is also shown in Fig. 2b. This potential difference drives a circulating current and the
integrated inductor is used to suppress this current.
Integrated Inductor
A magnetic structure and the analysis of the integrated inductor is presented in this section.
Magnetic Structure
An integrated three-phase inductor, which combines the functionalities of the circulating current filter
inductor and the three-phase line filter inductor, is proposed. The magnetic structure of the proposed
inductor is shown in Fig. 3a. The flux components corresponding to each of the phases can be made
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Figure 3: Three phase integrated inductor. (a) Magnetic structure, (b) Simplified reluctance model.
balance by using the symmetrical magnetic structure. The magnetic core is composed of three outer legs
(referred to as a phase leg), a common leg and three bridge legs between the phases (referred to as a
bridge leg). The phase leg receives both the coils of that phase. The number of turns are the same in all
the coils. However, the coils corresponding to VSC2 are wound in opposite direction than the coils of the
VSC1. The starting terminals of both the coils of a particular phase are connected to the respective output
terminals of the corresponding parallel VSC legs (starting terminals of the coils of phase a are connected
to the a1 and a2), whereas ending terminals of both the coils are connected to the common connection
point (a). A high permeability material is used for the phase legs and the common leg, whereas the bridge
legs are realized using the laminated iron core and the necessary air gap has been inserted in each of the
bridge legs.
Simplified Reluctance Model
A simplified reluctance model of the integrated inductor is shown in Fig. 3b. The permeability of the
magnetic material is assumed to be constant and the flux is assumed to be confined to the magnetic core
(flux leakage is neglected). Each of the coils is represented by an equivalent magneto-motive force,
which is equal to the product of the number of turns N and the current flowing through that coil. Each
phase leg comprises a limb and two yokes. The reluctance of half of the limb is taken as ℜL. The
reluctance of each yoke is termed as ℜY . The series connection of the reluctance of the half of the limb
(ℜL) and the reluctance of the yoke (ℜY ) is represented by the equivalent reluctance ℜ (ℜ = ℜL +ℜY ).
The equivalent reluctance of each of the bridge leg is the sum of the reluctance of the magnetic material
of that bridge leg and the effective reluctance of an air gap (ℜab = ℜabs +ℜg′). The reluctance of the
laminated steel core is very small compared to the reluctance of the air gap ℜg′ . Therefore, the reluctance
of each bridge leg is approximated as ℜg′ .
By solving the reluctance network, the flux linking with the respective coils of the phase x is given as
φx1 =
3
2(3ℜ+2ℜg′)
N(Ix1 + Ix2)+
1
2ℜ
N(Ix1 − Ix2)−
3
8ℜ
N(ICM,1 − ICM,2)
φx2 =
3
2(3ℜ+2ℜg′)
N(Ix1 + Ix2)−
1
2ℜ
N(Ix1 − Ix2)+
3
8ℜ
N(ICM,1 − ICM,2)
(1)
where x is a subscript, which represents phases a, b, and c and ICM,n is the the Common Mode (CM)
current of the nth VSC and it is defined as
ICM,n =
Ian + Ibn + Icn
3
(2)
The flux in the common leg and the bridge leg between the phase leg a and the phase b are given as
φCM =
3
8ℜL
N(ICM,1 − ICM,2) and φab = 1
3ℜ+2ℜg′
N(Ia − Ib) (3)
For the parallel interleaved VSCs, the leg current can be decomposed into two distinct components
1. Resultant line current component .
2. Circulating current component.
Assuming equal current sharing between the VSCs, the leg current can be given as
Ix1 =
Ix
2
+ Ix,c and Ix2 =
Ix
2
− Ix,c (4)
where, Ix is the resultant line current and Ix,c is the circulating current component. Using (4), the circu-
lating current can be obtained as
Ix,c =
Ix1 − Ix2
2
(5)
Using (2) and (5), the difference of the CM currents of the VSCs can be obtained. Since, Ia + Ib + Ic = 0,
the CM circulating current is given as
ICM,c =
ICM,1 − ICM,2
2
=
Ia,c + Ib,c + Ic,c
3
where n = 1,2 (6)
Using (1), (5), and (6) the voltage across the coils are given as
Va1a =Va1o −Vao =−N
dφx1
dt
=− 3N
2
2(3ℜ+2ℜg′)
dIx
dt
− N
2
ℜ
dIx,c
dt
+
3N2
4ℜ
dICM,c
dt
(7)
Va2a =Va2o −Vao =−N
dφx2
dt
=− 3N
2
2(3ℜ+2ℜg′)
dIx
dt
+
N2
ℜ
dIx,c
dt
− 3N
2
4ℜ
dICM,c
dt
(8)
Line Filter Inductor L f
Averaging of the (7) and (8) yields
Va′o −Vao =− 3N
2
2(3ℜ+2ℜg′)
dIx
dt
, where Va′o =
Va1o +Va2o
2
(9)
As shown in Fig. 1, voltage Va′o −Vao appears across the line filter inductor L f . Therefore, from (9) the
value of the line filter inductor is obtained as
L f =
3N2
4ℜg′ +6ℜ
≈ 3N
2
4ℜg′
(10)
Let the length of the air gap be lg and the effective cross-sectional area of the air gap after considering
the effects of the fringing flux be Ag′ . The effective cross-sectional area of the air gap Ag′ is obtained
by evaluating the cross-section area of the air gap after adding lg to each dimension in the cross-section.
Then (10) can be rewritten as
L f ≈ 3μ0N
2Ag′
4lg
(11)
Circulating Current Inductor Lc
The difference in the pole voltages of the corresponding phase drives the circulating current between
the parallel VSC legs (VSC1 and VSC2) of that phase. This current is suppressed by inserting the
inductance Lc in the circulating current path. For the proposed integrated inductor, the circulating current
is described as⎡
⎣ ΔVaΔVb
ΔVc
⎤
⎦= N2
2ℜ
⎡
⎣ 3 −1 −1−1 3 −1
−1 −1 3
⎤
⎦× d
dt
⎡
⎣ Ia,cIb,c
Ic,c
⎤
⎦ (12)
where ΔVx =Vx1o −Vx2o. As given in (12), the value of the Lc is independent of the air gap geometry and
only depends on the value of the reluctance of the half of the limb (ℜL) and the reluctance of the yoke
(ℜY ). The inductance offered to the circulating current can be increased by reducing the value of the ℜ,
which can be realized using a high permeability material for the phase legs and the common leg.
Design and Performance Comparison
The design equation for the integrated inductor is derived in this section.
Maximum Flux Density
The maximum value of the flux density in various parts of the integrated inductor is derived in this sub
section.
Maximum Flux Density in Bridge Legs
Using (3) and (10), the flux in the bridge leg is given as
φab =
2L f
3N
(Ia − Ib) (13)
Normally the value of the L f is chosen to limit the switch current ripple to the desired value. Let β be
the ratio of the maximum switch current ripple to the rms value of the line current (β = ΔIx,max/Ix,rms).
For the parallel interleaved VSCs with the interleaving angle of 180◦ and modulated using the DPWM1,
the switch current ripple is maximum for M = 1 and for voltage space vector angle of ψ = 0◦ [2]. The
maximum switch current ripple is given as
ΔIx,max = βIx,rms =
Vdc
24 fcL f
(14)
Substituting the value of L f and Ia − Ib in (13) yields
φab =
√
6Vdc
36N fcβ
cos(ψ+θ+30◦) (15)
where θ is the displacement power factor angle. Let, Ac,bl be the cross section area of the bridge leg, the
maximum value of the flux density in the bridge leg is given as
Bbl,max =
Vdc
6
√
6N fcβAc,bl
(16)
Maximum Flux Density in Common Leg
Obtaining the circulating current values from (12) and substituting in (3) yields
φCM =
3ℜ
2ℜlN
∫
(VCM,1 −VCM,2)dt (17)
The flux in the common leg is proportional to the time integral of the CM voltage difference. The peak
value of the
∫
(VCM,1 −VCM,2)dt is different in every switching intervals. The maximum value out of
these peak values for a given modulation index is given as
∫
(VCM,1 −VCM,2)dt =
{
MVdc
4 fc
, 0  M < 2
3
Vdc
fc
[
1
3
− M
4
cos
(
60◦ − arcsin( 1√
3M
)
)]
, 2
3
 M < 2√
3
(18)
Over the entire modulation range,
∫
(VCM,1 −VCM,2)dt achieves maximum value at M = 2/3 and the
maximum value of the flux density in the common leg is given as
BCM,max = (1+
Ly
Ll
)
Vdc
4N fcAc,cl
(19)
where Ac,cl is the cross section area of the common leg. Ly and Ll are the mean magnetic length of the
yoke and the half of the limb, respectively. It should be noted that the flux density in the common leg is
maximum for M = 2/3. However, in many grid connected applications, the grid voltage could vary over
a range of 1±0.1 pu. This results in modulation index range as 0.9 ≤ M ≤ 1.1. For such systems, the
flux density in the common leg is maximum for M = 0.9 and it is given as
BCM,max |M=0.9= (1+ Ly
Ll
)
Vdc
5.466N fcAc,cl
(20)
Maximum Flux Density in Phase Leg
Obtaining the circulating current values from (12) and substituting it in (1) yields
φa1(t) =
3N
6ℜ+4ℜg′
Ia(t)+
1
2N
∫
ΔVadt (21)
Substituting the values of the ℜg′ and Ia into (17)
φa1(t) =
(
√
2+ β
2
)Vdc
24N fcβ
cos(ψ+θ)+
1
2N
∫
ΔVadt (22)
As it is evident from (22), the flux in the phase leg has two distinct components:
1. Resultant flux component φx,r.
2. Circulating flux component φx,c.
The displacement power factor angle is zero (θ = 0) for the unity power factor applications. In this case,
the resultant flux component φx,r attains its maximum value at ψ = 0
◦ and it is given as
φa,rmax = φa,r(t) |ψ=0◦=
(
√
2+ β
2
)Vdc
24N fcβ
(23)
The circulating flux component φx,c is proportional to the
∫
ΔVadt and the peak value of the
∫
ΔVadt is
different in every sampling interval due to the change in the dwell times of the voltage vector. Let the
maximum value out of these peak values be λmax and it is given as
λmax =
{ √
3M
4 fc
Vdc, 0 ≤ M < 1/
√
3
1
4 fc
Vdc, 1/
√
3 ≤ M < 2/√3 (24)
For the grid connected applications (0.9 ≤ M ≤ 1.1), the circulating flux component φx,c is maximum for
the space vector angle ψmax and it is given as
φa,cmax = φa,c(t) |ψ=ψmax=
Vdc
8N fc
(25)
and the voltage space vector angle at which this value is achieved is given as
ψmax = 120
◦ − arcsin( 1√
3M
) (26)
The flux in the phase leg is the addition of the φa,r(t) and φa,c(t) and the φa1(t) could attain its maximum
value at ψ = 0◦, ψ = 30◦, or ψ = ψmax. The values of the flux density in the phase leg at those voltage
space vector angles are given in Table I. The maximum value out of these values is used for choosing
the cross section area of the phase leg.
Table I: Values of the flux density in the phase leg for different voltage space vector angles
Value Condition
Ba1(t) |ψ=0◦= (
√
2+ β2 )Vdc
24N fcβAc,pl
ψ = 0◦
Ba1(t) |ψ=30◦=
√
3(
√
2+ β2 )Vdc
48N fcβAc,pl
+ Vdc
4N fcAc,pl
(1−
√
3
2
Mmin) ψ = 30
◦
Ba1(t) |ψ=ψmax= (
√
2+ β2 )Vdc
24N fcβAc,pl
cosψmax +
Vdc
8NAc,pl fc
ψ = ψmax
Simulation and Experimental Results
Time domain simulations and experimental studies have been carried out for the two parallel interleaved
VSCs with an interleaving angle of 180◦. The total power rating of the system is 3.3 kVA. The switching
frequency is taken to be 4.95 kHz. The converter system is connected to the 400V grid and the dc-link
voltage is set to 650 V. The fundamental component of the line current is shared equally between the
two VSCs. The integrated inductor is designed using the area-product approach to offer the line filter
inductance L f = 3.8 mH (β = 0.3) and the parameters of the inductor are given in Table II. The phase
legs and the common leg are made up from ferrite, whereas laminated steel is used for the bridge legs.
Common leg
Leg a
Leg b
Leg c
Bridge leg
Figure 4: Integrated inductor prototype.
Parameters Values
Area of the phase leg Ac,pl 6.45×10−4 m2
Area of the common leg Ac,cl 6.45×10−4 m2
Area of the bridge leg Ac,bl 2×10−4 m2
Length of the air gap lg 5×10−4 m
Number of turns N 97
Table II: Design parameters of the Integrated Inductor.
Simulation Results
Simulation results for both the steady-state and the transient conditions are discussed in this sub section.
Steady-state Considerations
Simulated flux density waveforms in the various parts of the magnetic structure of the integrated inductor
are shown in Fig. 5. Fig. 5a shows the flux density waveform in the upper limb of one of the phase leg.
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Figure 5: Simulated flux density waveforms. (a) Flux density in the upper limb, (b) Flux density in the lower limb,
(c) Flux density in the bridge leg, (d) Flux density in the common leg.
The flux linking with the coils has the resultant flux component and the circulating flux component. The
resultant flux component has a dominant harmonic component at the fundamental frequency. It also
contains the even multiple of the carrier harmonic components and their side bands. On the other hand,
odd multiple of the carrier harmonic frequency components and their side band harmonic components
synthesize the circulating flux. The resultant flux component completes its path through the bridge legs,
as shown in Fig. 5c. Fig. 5d shows the flux in the common leg, which has dominant harmonic component
at the carrier harmonic frequency.
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Figure 6: Simulated current waveforms of phase a. (a) Phase a current of VSC1 Ia1 , (b) Resultant line current Ia,
(c) Phase a circulating current Ia,c, (d) Common mode circulating current ICM,c.
The simulated current waveforms are shown in Fig. 6. The circulating current between the parallel
interleaved legs of the phase A is shown in Fig. 6c and it is evident that it is effectively suppressed by
the proposed integrated inductor. The resultant line current of phase A is also shown in Fig. 6b and the
ripple content in the line current is limited to the desired value. In the steady state, the resultant line
current is shared equally between the parallel VSCs and current waveform of one of the VSC1 as shown
in Fig. 6a.
Transient Considerations
There is no controlled air gap in the phase legs and the common leg. Therefore, the control scheme
should be designed to prevent saturation of the integrated inductor. Asymmetrical regular sampling
is used. The feedback signals are sampled and the reference signals are updated at the peak and the
valley of the carrier signals, as shown in Fig. 7. For the interleaving angle of 180◦, both the VSCs are
sampled at the same instant. The strong magnetic coupling between the parallel legs helps in maintaining
the equal current sharing in steady-state and sampling the feedback samples at the same instant would
ensure voltage second balance. As a result, saturation free operation can be achieved during the transient
operation.
t
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VSC1 sampling instants
VSC2 sampling instants
Ts/2 Ts/2
Ix1
Ix2
Ix1
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Sampling
Figure 7: Carrier signals and the sampling instances of both the VSCs with the interleaving angle of 180◦.
Individual VSC currents are controlled using the Proportional-Integral (PI) controller. The control vari-
ables are transformed in a synchronously rotating frame, which rotates at the fundamental frequency of
the grid voltage. The transfer function of the PI controller is given by
GPI(s) = Kp +
Ki
s
(27)
where Ki is the integral gain and the Kp is the proportional gain of the PI controller. The parameters of
the PI controller are Kp = 0.32 and Ki = 134.6. The reference for the active component of the resultant
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Figure 8: Simulation results during the transient condition, when the reference for the active component of the
resultant line current has been changed from 50% of the rated value to 100% of the rated value. (a) Controller
performance, (b) Phase a leg current of VSC1 (Ia1 ), (c) Resultant line current Ia, (d) Flud density in the bridge leg
Bab, (e) Flux density in the upper limb of the phase leg Ba1 , (f) Flux density in the common leg BCM .
line current has been changed from 50% of the rated value to the 100% of the rated value. The transient
response of the d-axis current controller of the VSC1 is shown in Fig. 8a. The individual VSC leg current
and the resultant line current are shown in Fig. 8b and Fig. 8c, respectively. The flux density in the phase
leg and the common leg are also shown in Fig. 8. As a result of the simultaneous sampling for both
the VSCs, a dc component is avoided in the BCM and the integrated inductor operation in the linear part
of the B-H curve is ensured. However, inaccuracy in the current measurement sensor (typically < 1%
of the rated current) could lead to an erroneous feedback signal and may introduce dc component in the
circulating flux component and the CM flux component. However, the influence of the inaccuracy in the
measurement sensor is small and can be neglected for the design purpose.
Experimental Results
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Figure 9: Experimental results. (a) Steady-state: VSCs are controlled to inject the rated current, (b) Transient
considerations: The reference for the injected current is changed from 25% of the rated current to 100% of the
rated current.
An integrated inductor prototype was built, as shown in Fig. and the parameters given in Table II. Both
the VSCs were connected to the same dc-link and the AC side of these VSCs were connected to the AC
power source MX-35 from California Instruments. The control was implemented using TMS320F28346
floating-point digital signal processor. The experimental waveforms are shown in Fig. 9. Fig. 9a shows
the individual currents of each of the inverter, the circulating current between the parallel interleaved
VSC legs of that phase and the resultant line current in a steady-state operating conditions. The VSCs
were controlled to supply the rated current. As it is evident from Fig. 9a, the ripple in the resultant
line current is limited to the desired value and the circulating current between the parallel VSCs is also
suppressed effectively by the integrated inductor. The relevant current waveforms during the transient
conditions, when the reference current is changed from 25% of the rated value to the 100% of the rated
value is shown in Fig. 9b. The circulating current is proportional to the circulating flux component in the
integrated inductor. As shown in Fig. 9b, the change in the individual converter current does not influence
the circulating current (and therefore the circulating flux component and the CM flux component are also
remains unaffected) due to the simultaneous sampling of both the VSCs. As a result of this, the integrated
inductor without any controlled air gap in the phase leg and the common leg can be used.
Conclusion
An integrated inductor for two parallel interleaved VSCs is proposed. A four leg magnetic structure is
used. The integrated inductor combines the functionalities of both the line filter inductor and the circu-
lating current inductor. Both the parallel VSCs are modulated using the 60◦ discontinuous modulation
scheme. For the unity power factor applications, the resultant flux component achieves its maximum
value when the value of the circulating flux component is very small and vice-versa. As a result, sub-
stantial size reduction can be achieved. A sampling scheme for both the VSCs along with the controller
design has been also discussed. The steady-state and the transient performance of the system are also
verified by the simulations and the experimental results.
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Abstract—Three-phase voltage source converters (VSCs) are
often connected in parallel to realize the high current output
converter system. The harmonic quality of the resultant switched
output voltage can be improved by interleaving the carrier signals
of these parallel-connected VSCs. As a result, the line current filter-
ing requirement can be reduced. However, an additional inductive
filter is required to suppress the circulating current. The integrated
inductive component, which combines the functionality of the line
filter inductor and the circulating current inductor is presented
in this paper. An analysis of the flux density distribution in the
integrated inductor is presented and design procedure is described.
The analysis has been also verified by performing finite-element
analysis. The advantage offered by the use of the integrated
inductor is demonstrated by comparing its volume with the
volume of the state-of-the-art filtering solution. The performance
of the integrated inductor is also verified by the experimental
measurements.
Index Terms—Coupled inductor (CI), differential inductor, inte-
grated magnetics, interleaving, inductor, integrated, line inductor,
parallel, voltage source converters (VSCs).
NOMENCLATURE
α Ratio of the maximum current ripple to the peak
value of the fundamental frequency component of
the current.−→
I Leg current vector.−→
V ref Reference space voltage vector.−→
V S Switched output voltage vector.−→
V Output voltage vector.
L Inductance matrix.
ΔIx Ripple component of the resultant line current.
ΔIx,pmax Worst-case ripple component of the resultant line
current.
ΔIx,p Peak value of the ripple component of the resultant
line current.
λxk Flux linkage with kth coil of phase x.
λx Average value of the flux linkages of coils of phase
x.
μ0 Permeability of the air.
φx Common flux.
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φx,cmax Maximum value of the circulating flux component.
φx,c Circulating flux component.
φxk ,c Circulating flux component that links with the kth
coil of phase x.
φxk ,f Fundamental frequency component of the flux.
φxk ,lmax Worst-case value of the common flux component.
φxk ,l Common flux component that links with the kth coil
of the phase x.
φxk ,r Ripple component of the common flux.
φxk max Maximum value of the flux in the limbs.
ψ Reference voltage space vector angle (typically the
grid voltage vector).
g Reluctance of the air gap.
l Reluctance of each of the limb.
y Reluctance of the yoke.
by Reluctance of the bridge yoke.
σ Interleaving angle.
θ Displacement power factor angle.
Ag Cross-sectional area of the air gap.
Aw Area of each of the windows in the cell structure.
Ac,CI Cross-sectional area of the core of the coupled in-
ductor (CI).
Ac,bl Cross-sectional area of the bridge leg.
Ac,l Cross-sectional area of the limb.
Acu Cross-sectional area of the coil.
Aw,CI Window area of the CI.
Bm,bl Maximum allowable value of the flux density in the
bridge leg.
Bm,c Maximum allowable value of the flux density in the
cell.
fc Carrier frequency.
Ix Resultant line current of phase x.
Ix, f Fundamental frequency component of the resultant
line current.
Ix,p Peak value of the fundamental frequency component
Ix, f .
Ixk ,c Circulating current component of the leg current Ixk .
Ixk ,l Common component of the leg current Ixk .
Ixk Leg current of phase x of the kth VSC.
J Current density.
Ks Stacking factor.
Kw Window utilization factor.
Lc Circulating current filter inductor.
Lf Line filter inductor.
lg Length of the air gap.
M Modulation index.
N Number of turns in each coil.
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n Total number of the parallel-connected VSCs.
P Rated power of the parallel VSCs.
Vdc DC-link voltage.
Vph RMS value of the rated phase voltage.
Vxk o Switched output voltage of phase x of the kth VSC
with respect to the dc-link midpoint o.
Vxv o Averaged switched output voltage of phase x with
respect to the common reference point o.
Vxg RMS value of the grid voltage of phase x.
x Subscript, which represents phases a, b, and c.
xc Common (output) terminal of the of phase x.
xk Input terminal of the kth coil of phase x.
I. INTRODUCTION
THREE-PHASE voltage source converter (VSC) is com-monly used in many power electronics applications and
often connected in parallel to realize medium-/high-power
converter systems [1], [2]. The switching frequency of the semi-
conductor devices, used in medium-/high-power applications, is
often limited [3]. Therefore, such systems may require large fil-
ter components tomeet the stringent power quality requirements
imposed by the utility [4]. The use of the large filter components
occupy significant amount of space [5] and increase the cost of
the overall converter system [6].
The size of the line filter components can be reduced by im-
proving the output voltage waveform quality. In a system with
parallel-connected VSCs, this can be achieved by interleaving
the carrier signals [7]–[12]. For a systemwith parallel-connected
VSCs, the resultant voltage of a given phase is the average of the
switched output voltages of that phase of the individual VSCs.
As a result of the interleaving of the carrier signals, the switched
output voltages of the corresponding phase are shifted with re-
spect to each other by an interleaving angle. Therefore, some
of the harmonic frequency components present in the individ-
ual switched output voltages are either completely canceled or
significantly reduced in the resultant output voltage. This helps
to achieve the desired line current quality with relatively small
line filter components. However, when connected to the com-
mon dc link, the circulating current flows between the parallel
VSCs due to hardware and control asymmetries [13] and in-
creases significantly when the carriers are interleaved [12]. This
unwanted circulating current increases the stress on the semi-
conductor switches and causes additional losses. Therefore, it
should be suppressed to some acceptable limits.
The circulating current can be avoided by providing galvanic
isolation between the parallel VSCs using the multiple wind-
ing line frequency transformer [14]. However, the use of the
bulky line-frequency transformer adds to the cost and increases
the size. Another approach is to suppress the circulating cur-
rent to some acceptable limit by introducing impedance in the
circulating current path. This can be achieved by
1) using common-mode (CM) inductor in series with the line
filter inductor for each of the VSCs [8];
2) using the coupled inductor (CI) to suppress the circu-
lating current by providing magnetic coupling between
the parallel interleaved legs of the corresponding phases
[15]–[20] (refer Fig. 1).
Fig. 1. Parallel interleaved voltage source converters with common dc link
(n = 4 in this illustration). CI is used for suppressing the circulating current.
In both of the aforementioned approaches, the following two
distinct magnetic components are used:
1) circulating current inductor Lc (CI / CM inductor);
2) line filter inductor Lf (commonly referred to as a boost
inductor) for improving the line current quality.
The volume of the inductive components can be reduced by
integrating both of these functionalities into a single magnetic
component. A single-phase integrated inductor for the two paral-
lel interleaved VSCs is proposed in [21]. The magnetic structure
of this inductor has two side limbs and a central limb. Air gaps
are introduced in all the three legs, out of which the length of
the air gaps in both the side limbs are equal. The coils are placed
around the side limbs and have equal number of turns. The flux
in the magnetic core has the following two distinct components:
1) flux component corresponding to the line filter inductor
Lf (referred to as the common flux φx );
2) flux component corresponding to the CI (referred to as
the circulating flux φx,c , which mainly confines to the
side limbs).
The circulating flux component φx,c is given as
φx,c =
1
2N
∫
(Vx1 o − Vx2 o) dt. (1)
The maximum value of the circulating flux component is given
as [22]
φx,cmax =
Vdc
8Nfc
. (2)
The φx,cmax depends only on the dc-link voltage Vdc , the num-
ber of turns N , and the switching frequency fc . Therefore, the
introduction of the two air gaps in the magnetic path of the
φx,c does not bring any advantage in terms of the size reduction
(However, depending upon the control scheme employed, small
air gap may be needed to avoid the saturation). In addition, it is
difficult to realize the inductor using the standard cores, when
the length of the air gaps in the side limbs and the central limbs
are different. Moreover, the solution presented in [21] is only
applicable to two parallel interleaved VSCs. The circulating
current suppression for three parallel VSCs is presented in [20].
Three-limb magnetic core is used for the CIs and single-phase
inductors are employed for the line current filtering of each of
the phases. The magnetic integration of all these components in
a single magnetic structure can further reduce the volume of the
overall system.
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A three-phase integrated inductor for arbitrary number of
parallel interleaved VSCs is proposed in this paper. The pro-
posed integrated inductor combines the functionality of both
the line filter inductor Lf and the circulating current inductor
Lc . The magnetic structure and the detailed analysis of the pro-
posed three-phase integrated inductor is presented in Section
II. Section III summarizes the design methodology of the inte-
grated inductor. A comparison between the proposed inductor
and the state-of-the-art solution, which uses a separate CIs for
each of the phases and a three phase line filter inductor Lf , is
also presented. Simulations and experimental results are given
in Section IV.
II. INTEGRATED INDUCTOR
The magnetic structure, modeling and analysis of the pro-
posed integrated inductor for n number of parallel interleaved
VSCs is presented in this section.
A. Magnetic Structure
Themagnetic structure of the proposed three-phase integrated
inductor for n number of parallel VSCs is shown in Fig. 2(a)
(n = 4 in the illustration). The simplified arrangement of the
integrated inductor is also shown in Fig. 2(b). Themagnetic core
is composed of three identical magnetic structure belonging to
each of the phases of the three-phase system. Such magnetic
structure is referred to as a cell. Each cell contains n limbs,
magnetically coupled to each other using the yokes, as shown in
Fig. 2(a). Small inherent air gap exists when the limbs and the
yokes are arranged together to form the cell structure. Therefore,
an intentional air gap is avoided (which otherwisemay be needed
to avoid saturation) to achieve high circulating current filter
inductance Lc . Each limb carries a coil having N turns and all
the coils are wound in the same direction. For a three-phase
system, three such cell are used, as shown in Fig. 2(a). The cells
of all the three phases are magnetically coupled using the top
and bottom bridge yokes. The necessary air gaps are inserted
between the cells and the bridge yokes. The magnetic structure
shown in Fig. 2(a) has six ventilation channels that can be used
for guiding the air flow from bottom to top for better cooling.
The start terminal of the coils of a cell belonging to phase x is
connected to the output terminal of the respective VSC leg xk of
the corresponding phase and the end terminal is connected to a
common connection point of that phasexc , as shown in Fig. 2(b).
The magnetic structure, as shown in Fig. 2(a), is asymmetrical
for n > 2. However, symmetrical cells can be realized using
alternative cell structures, as shown in Fig. 3. In the interest
of brevity, the analysis is presented for the symmetrical cell
structure.
B. System Description
Equation (3)–(6) are shown at the bottom of the page. Refer-
ring to Fig. 2(b) and by neglecting the resistance of the coils, the
−→
V S =
[
Va1 o Va2 o · · · Van o Vb1 o Vb2 o · · · Vbno Vc1 o Vc2 o · · · Vcn o
]T
(3)
−→
I =
[
Ia1 Ia2 · · · Ian Ib1 Ib2 · · · Ibn Ic1 Ic2 · · · Icn
]T
(4)
−→
V =
[
Vac o Vac o · · · Vac o Vbc o Vbc o · · · Vbc o Vcc o Vcc o · · · Vcc o
]T
(5)
L =
⎡
⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
La1 a1 La1 a2 · · · La1 an La1 b1 La1 b2 · · · La1 bn La1 c1 La1 c2 · · · La1 cn
La2 a1 La2 a2 · · · La2 an La2 b1 La2 b2 · · · La2 bn La2 c1 La2 c2 · · · La2 cn
...
...
...
...
...
...
...
...
...
Lan a1 Lan a2 · · · Lan an Lan b1 Lan b2 · · · Lan bn Lan c1 Lan c2 · · · Lan cn
−−− −−− −−− −−− −−− −−− −−− −−− −−−
Lb1 a1 Lb1 a2 · · · Lb1 an Lb1 b1 Lb1 b2 · · · Lb1 bn Lb1 c1 Lb1 c2 · · · Lb1 cn
Lb2 a1 Lb2 a2 · · · Lb2 an Lb2 b1 Lb2 b2 · · · Lb2 bn Lb2 c1 Lb2 c2 · · · Lb2 cn
...
...
...
...
...
...
...
...
...
Lbn a1 Lbn a2 · · · Lbn an Lbn b1 Lbn b2 · · · Lbn bn Lbn c1 Lbn c2 · · · Lbn cn
−−− −−− −−− −−− −−− −−− −−− −−− −−−
Lc1 a1 Lc1 a2 · · · Lc1 an Lc1 b1 Lc1 b2 · · · Lc1 bn Lc1 c1 Lc1 c2 · · · Lc1 cn
Lc2 a1 Lc2 a2 · · · Lc2 an Lc2 b1 Lc2 b2 · · · Lc2 bn Lc2 c1 Lc2 c2 · · · Lc2 cn
...
...
...
...
...
...
...
...
...
Lcn a1 Lcn a2 · · · Lcn an Lcn b1 Lcn b2 · · · Lcn bn Lcn c1 Lcn c2 · · · Lcn cn
⎤
⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
(6)
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Fig. 2. Magnetic structure. (a) Magnetic structure of the proposed integrated three-phase inductor for n number of parallel-connected VSCs (n = 4 in this
illustration). (b) Alternative simplified arrangement.
Fig. 3. Symmetrical magnetic cell structures for different number of parallel-
connected VSCs. (a) Three VSC case. (b) Four VSC case.
switched output voltages (with respect to the fictitious midpoint
of the dc-link o) are given as
−→
V S = L
d
dt
−→
I +
−→
V (7)
where the corresponding current and voltage vectors and the
inductance matrix L are given in (3)–(6).
Let the average of the switched output voltages of phase x be
Vxv o and it is represented as
Vxv o =
1
n
n∑
k=1
Vxk o , where 1 < k ≤ n. (8)
The resultant line current of a particular phase is the sum of all
leg currents of that phase and it is given as
Ix =
n∑
k=1
Ixk , where 1 ≤ k ≤ n (9)
For the parallel interleaved VSCs, the leg current Ixk can be
split into following two components:
1) the component contributing to the resultant line current
Ixk ,l ;
2) the circulating current Ixk ,c .
and it can be represented as
Ixk = Ixk ,l + Ixk ,c . (10)
The circulating current components Ixk ,c do not contribute to
the resultant line current. Therefore, (9) can be rewritten as
Ix =
n∑
k=1
Ixk ,l , where 1 ≤ k ≤ n. (11)
Assuming an equal line current sharing between the parallel
VSCs, the common component of the leg current is obtained as
Ixk ,l =
Ix
n
. (12)
Once the current quantities are defined, the qualitative analysis
of the magnetic couplings is presented by performing the finite-
element analysis and the inductances values of the matrixL are
obtained by solving the reluctance network, which is discussed
in following subsections.
C. Finite-Element Analysis
Due to the pulsewidth modulation (PWM), the switched out-
put voltage Vxk o has undesirable harmonic frequency compo-
nents in addition to the required fundamental frequency compo-
nent. When the carrier signals are interleaved, some of the har-
monic frequency components of the switched output voltages of
the parallel interleaved legs are phase shiftedwith respect to each
other, whereas the rest of the harmonic frequency components
are in-phase [23], [24]. The effects of these two distinct voltage
components on the flux density distribution in the integrated
inductor is evaluated by performing finite-element analysis of
an integrated inductor for the three parallel interleaved VSCs.
The magnetic structure of the integrated inductor is shown in
Fig. 4.
1) Effect of the In-Phase Harmonic Frequency Components:
All three coils of the phase a are excited by equal and in-phase
fundamental frequency currents. The flux density vector distri-
bution in this case is shown in Fig. 5, where the flux direction is
indicated by the arrows. The flux density distribution in all three
limbs of the cell is almost symmetrical and the flux linkage be-
tween the coils of the same phase is zero, as shown in Fig. 5(a).
The flux due to the flow of the in-phase current in the kth coil
of phase a, couples with the kth coils of the phase b and the
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Fig. 4. Magnetic core geometry of the integrated inductor for the three parallel
interleaved VSCs. The cross-sectional area of the limb Ac,l = A × B × Ks .
The cross-sectional area of the bridge leg Ac,b l = F × G × Ks . The air gap
area Ag = B × F .
Fig. 5. Flux density vector distribution when the equal and in-phase funda-
mental frequency component of the current flows through the all three coils of
phase A. (a) Cross-sectional view (front). (b) Cross-sectional view (side).
phase c. For example, the induced flux due to the fundamental
frequency component of Ia1 only links with coil b1 and coil
c1 and completes its path through two air gaps and the corre-
sponding top and bottom bridge yokes, as shown in Fig. 5(b).
Therefore, the magnetic coupling coefficient between the kth
coil of one of the phase and the jth coil of the other phase
(where k = j) can be considered to be zero.
2) Effect of the Phase-Shifted Harmonic Frequency Compo-
nents: Assuming symmetrical VSC legs, the magnitude of the
harmonic frequency components in the switched output volt-
ages of each of the interleaved legs is considered to be equal. If
the interleaving angle σ between the successive carrier signals is
taken to be the same σ = 2π/n (symmetrical interleaving), then
the effect of the phase-shifted harmonic components is canceled
in the resultant voltage [23], [24]. Therefore, the phase-shifted
harmonic frequency components only appears across the corre-
sponding coils and does not influence the resultant output. The
flux density vector distribution, when the switching frequency
component with equal magnitude and symmetrical phase shift
is applied across the coils of phase a, is shown in Fig. 6 . The
induced flux is mainly confined to the cell. For example, the
induced flux due to the phase-shifted component of the voltage
across coil a1 links with coil a2 and coil a3 and does not link
Fig. 6. Flux density vector distribution when the equal and symmetrically
phase-shifted switching frequency component of the voltage applied across the
all three coils of phase A. (a) Cross-sectional view (front). (b) Cross-sectional
view (side).
with the coils of phase b and phase c. Similar argument applies
to the phase b and the phase c.
Neglecting the leakage, the flux that links with each of the
coils can be divided into two distinct components:
1) the flux component, which links with the corresponding
coils of the other two phases (referred to as the common
flux component φxk ,l);
2) the flux component, which links with the remaining coils
of the cell belonging to the same phase ( referred to as a
circulating flux component φxk ,c ).
Considering symmetrical cell structure, the inductances can
be represented as
Laj bj = Lbj cj = Lcj aj = −Lm for all 1 ≤ j ≤ n (13)
Laj bk = Lbj ck = Lcj ak ∼= 0
for all 1 ≤ j ≤ n, 1 ≤ k ≤ n, and j = k. (14)
Lxj xk = −Lm 1 for all 1 ≤ j ≤ n, 1 ≤ k ≤ n, and j = k.
(15)
The−ve sign is used to represent the Lm and Lm 1 and the same
convention has been followed throughout the paper. Neglecting
the leakage flux, the self-inductance of each of the coils is given
as
Laj aj = Lbj bj = Lcj cj = (n − 1)Lm 1 + 2Lm
for all 1 ≤ j ≤ n. (16)
D. Equivalent Electrical Circuit
By substituting these inductance values into (6) and averaging
the pole voltages of each of the phase gives
⎡
⎢⎣
Vav o − Vac o
Vbv o − Vbc o
Vcv o − Vcc o
⎤
⎥⎦ = 1
n
⎡
⎢⎣
2Lm −Lm −Lm
−Lm 2Lm −Lm
−Lm −Lm 2Lm
⎤
⎥⎦ d
dt
⎡
⎢⎣
Ia
Ib
Ic
⎤
⎥⎦.
(17)
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Fig. 7. Equivalent electrical circuit of the parallel interleaved VSCs with the
proposed integrated inductor.
For the three-phase three-wire system, Ia + Ib + Ic = 0 and the
inductance offered to the resultant line current is given as
Lf =
Vxv o − Vxc o
dIx/dt
=
3
n
Lm . (18)
The behavior of the circulating current can be described by
subtracting the averaged pole voltage from the pole voltages
of the corresponding phases and further simplification of those
equations give
−→
V Sx = Lc
d
dt
−→
Ix,c + Vxv o (19)
where
−→
VSx =
[
Vx1 o Vx2 o . . . Vxn o
]T
(20)
−→
Ix,c =
[
Ix1 ,c Ix2 ,c . . . Ixn ,c
]T
(21)
Lc =
⎡
⎢⎢⎢⎢⎢⎣
(n − 1)Lm 1 −Lm 1 · · · −Lm 1
−Lm 1 (n − 1)Lm 1 · · · −Lm 1
...
...
...
...
−Lm 1 −Lm 1 · · · (n − 1)Lm 1
⎤
⎥⎥⎥⎥⎥⎦.
(22)
Using (18) and (19), the electrical equivalent circuit is ob-
tained and it is shown in Fig. 7. Here, xv is the virtual common
point and the potential of this point with respect to the midpoint
of the dc link is the averaged pole voltage Vxv o . The potential
difference of Vxv o − Vxc o appears across the line filter inductor
Lf , as shown in Fig. 7.
E. Reluctance Network
The relationship between the inductance values and the phys-
ical parameters of the integrated inductor is obtained by solving
the reluctance network and presented in this subsection.
The simplified reluctance model of the three-phase integrated
inductor with the symmetrical cells is shown in Fig. 8. The
reluctance of each of the leg is  and it is given as
 = l + y . (23)
The equivalent reluctance of the air gaps (g ) and the bridge
yoke (by) is represented by 1 and can be written as
1 = 2
n
(g + by). (24)
The reluctance of the air gaps is generally large compared to
the reluctance of the bridge yoke. Therefore, 1 can be approx-
imated to be 2n g . By solving the reluctance network, the flux
linking with each of the coils is given as
λxk (t) =
∫ (
Vxk o − Vxc o
)
dt
=
N 2
 + n1
Ix(t)
n
+
N 2
 Ixk ,c(t). (25)
Averaging the flux linkages of each of the phase group gives
λx(t) =
1
n
n∑
k=1
λxk =
∫ (
Vxv o − Vxc o
)
dt
=
N 2
 + n1
Ix(t)
n
+
N 2

1
n
∑n
k=1
Ixk ,c(t). (26)
As per the definition of the circulating current
n∑
k=1
Ixk ,c = 0. (27)
Using (18), (25), and (26), the inductance offered to the resultant
line current is given as
Lf =
N 2
n( + n1) (28)
since, n1 >> , the line inductance can be given as
Lf ≈ N
2
n21 =
N 2
2ng =
μ0N
2Ag
2nlg
. (29)
As it is evident from (29), the line inductance value mainly
depends on the geometry of the air gap.
The values of the circulating current inductance can be ob-
tained by subtracting (26) from (25) as∫ (
Vxk o − Vxv o
)
dt =
(n − 1)
n
N 2
 Ixk ,c(t)
− 1
n
N 2

(
n∑
j = 1
j = k
Ixj ,c(t)
)
. (30)
Using (19) and (30), the expression for Lm 1 is obtained as
Lm 1 =
1
n
N 2
 =
1
n
N 2
l + y . (31)
It is evident that Lm 1 is independent of the air gap geometry
and depends only on the reluctances of the limb and yokes (and
the reluctance of the inherent air gaps). The value of the Lm 1 ,
and therefore, the inductance offered to the circulating current
can be increased by using high permeability magnetic material
for the cells.
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Fig. 8. Simplified reluctance model of the three-phase inductor with symmetrical cells.
Fig. 9. Flux waveforms. (a) Fundamental component of the common flux
φxk ,f . (b) Ripple component of the common flux φxk ,r . (c) Circulating flux
component φxk ,c . (d) Flux in the limbs φxk (t) =
(
φxk ,f (t) + φxk ,r (t) +
φxk ,c (t)
)
. (e) Flux in the bridge legs φxk ,l (t) =
(
φxk ,f (t) + φxk ,r (t)
)
. (f)
Flux in the yokes φxk ,c .
III. DESIGN AND VOLUMETRIC COMPARISON
The design methodology of the integrated inductor for grid-
connected unity power factor application is presented in this
section and the results are compared with the state-of-the-art
solution of using three separate CIs and one three-phase line
filter inductor. Design equations for three parallel interleaved
VSCs are presented for the core geometry shown in Fig. 4.
However, the design methodology presented in this paper is
applicable to any number of parallel interleaved VSCs.
A. PWM Scheme
The flux in the core is strongly influenced by the PWM
scheme used [25]. The use of the center aligned space-vector
modulation (SVM) is considered in this paper. Each of the VSCs
cycles through four switch states in each switching cycle. Based
on the position of the reference space vector (
−→
V ref), two adja-
cent active voltage vectors and both of the zero-voltage vectors
are applied to synthesize
−→
V ref. The carrier signals of the par-
allel VSCs are phase shifted with respect to each other by an
interleaving angle σ = 120◦.
B. Maximum Flux Values
The flux waveforms in various parts of the integrated inductor
are shown in Fig. 9. The flux components can be classified into
three categories:
1) fundamental flux component φxk ,f ;
2) ripple component of the flux φxk ,r with predominant har-
monic frequency component of 3 × fc ;
3) circulating flux component φxk ,c with predominant har-
monic frequency component of fc and 2 × fc .
The flux in each limb is the vector addition of the φxk ,l and
φxk ,c , whereas the bridge yokes only experiences the flux of
φxk ,l . For the proper design of an integrated inductor, maxi-
mum value of these flux components are required and derived
hereafter.
1) Common Flux Component: The common flux component
can be obtained from (25) and it is given as
φxk ,l(t) ≈
μ0NAg
2nlg
Ix(t). (32)
The resultant line current Ix is a combination of a
fundamental frequency component Ix, f and a ripple compo-
nent ΔIx . Therefore, (32) can be rewritten as
φxk ,l(t) =
μ0NAg
2nlg
(
Ix,p cos(ψ − θ) + ΔIx(t)
)
. (33)
The maximum value of ΔIx depends on the PWM scheme,
the modulation indexM , the dc-link voltage Vdc , the switching
frequency fc [25], and the line filter inductor Lf . Considering
the balanced three-phase system, the design equations for only
phase a are derived. For the unity power factor applications, the
fundamental component of the resultant line current ismaximum
for full-load condition at ψ = 0◦. The ripple component of the
line current forM > 49 at ψ = 0
◦ is given as
ΔIa,p |ψ=0◦= Vdc3Lf fc
(5M
8
− 9M
2
32
− 1
3
)
(34)
where the modulation indexM is defined as
M =
2
√
2Vxg
Vdc
. (35)
The worst-case value of the common flux component φak ,lmax is
φak ,lmax =
μ0NAg
2nlg
(
Ix,pmax + ΔIx,p |ψ=0◦
)
=
√
2Lf P
3NVph
+
Vdc
3Nfc
(5M
8
− 9M
2
32
− 1
3
)
. (36)
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Fig. 10. SVM: Switched output voltage of phase a of each of the individual
VSCs and the voltage across coil a1 when the carriers are interleaved by an
interleaving angle of 120◦. The modulation index M =
√
3/2 and a space
vector angle ψ = 20◦.
Fig. 11. Flux linkage due to the circulating flux component in a half funda-
mental frequency cycle for m =
√
3/2. The flux linkage is normalized with
respect to VdcTs .
2) Circulating Flux Component: Using (30), the circulating
flux component in each limb φxk ,c is given as
φxk ,c(t) =
1
N
(n − 1
n
∫
Vxk o dt −
1
n
n∑
j = 1
j = k
∫
Vxj o dt
)
.
(37)
For n = 3, the flux linkage of coil a1 due to the circulating flux
component is given as
Nφa1 ,c(t) =
2
3
∫
Va1 o dt −
1
3
∫
(Va2 o + Va3 o) dt. (38)
The switching sequences and the switched output voltages of
the phase a of all three VSCs are shown in Fig. 10. T1 , T2 , T0 ,
and T7 are the dwell times of the voltage vectors
−→
V 1 ,
−→
V 2 ,
−→
V 0 ,
and
−→
V 7 , respectively. The flux linkage due to the circulating
flux component in a given switching cycle is shown in Fig. 10
for the modulation indexM =
√
3/2 and the space vector angle
ψ = 20◦. The peak value of the flux linkage is different in each
switching cycle due to the change in the dwell times of the
voltage vectors, as shown in Fig. 11. The flux linkage due to
the circulating flux component is independent of the load and
depends only on the modulation scheme, the dc-link voltage,
and the switching frequency. The maximum value of the peak
flux linkage occurs at the ψ = 90◦, 270◦ (refer Appendix) and
it is given as
Nφak ,cmax =
Vdc
9fc
. (39)
Let the CM flux be
φCM1 =
φa1 + φb1 + φc1
3
. (40)
After some mathematical manipulation, this can be represented
as
φCM1 =
φa1 ,c + φb1 ,c + φc1 ,c
3
. (41)
From (41), it is clear that the CMflux component φCM1 of VSC1
is composed of the circulating flux component of all the phases
of that VSC. As the low reluctance path for the circulating flux
component of each of the phase exists in the proposed structure,
high value of the inductance for the CM circulating current is
also achieved.
3) Maximum Flux in Various Parts of the Integrated Induc-
tor: For the unity power factor applications considered in this
paper, the resultant flux component φak ,l reaches the maxi-
mum value at ψ = 0◦, whereas φak ,c attains maximum value at
ψ = 90◦. The total flux in the limbs of the integrated inductor is
a vector sum of the φak ,l and the φak ,c . Therefore, the maximum
value of the flux in the limbs is given as
φak max = max
(
φak |ψ=0◦ , φak |ψ=90◦
)
. (42)
The circulating flux component at ψ = 0◦ is given as (refer
Appendix)
φak ,c |ψ=0◦=
⎧⎪⎪⎨
⎪⎪⎩
Vdc
9Nfc
, 0  M < 4
9
(4 − 3M)Vdc
24Nfc
,
4
9
 M < 2√
3
.
(43)
In most grid-connected applications, the modulation index
varies in a small range around 1. Once the range of the modu-
lation index is defined, the maximum value of φak ,c |ψ=0◦ can
be obtained using (43). The flux in the limb at ψ = 0◦ can be
obtained using (36) and (43) and it is given as
φak |ψ=0◦= φak ,lmax + φak ,c |ψ=0◦ . (44)
Similarly, the flux in the limb at ψ = 90◦ is given as
φak |ψ=90◦= φak ,cmax + φak ,l |ψ=90◦ . (45)
The value of the common component of the flux at ψ = 90◦ is
φak ,l |ψ=90◦=
Vdc
18Nfc
(2
3
−
√
3M
4
)
. (46)
Using (39), (45), and (46), the flux in the limb at ψ = 90◦ is
given as
φak |ψ=90◦=
Vdc
18Nfc
(8
3
−
√
3M
4
)
. (47)
Values of the φak |ψ=0◦ and φak |ψ=90◦ are calculated using
(44) and (47), respectively. From these values, φak max can be
obtained using (42). The common flux component completes
its path through the bridge yokes and corresponding legs of the
other two phases. Therefore, the maximum value of the flux
component in the bridge yokes is φak ,lmax and can be obtained
by using (36).
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C. Design Methodology
The steps toward the design of the integrated inductor are
described in this subsection.
1) Calculation of the Line Filter Inductance Lf : The re-
quired value of the line filter inductance Lf can be calculated
based on the permissible value of the ripple component of the
resultant line current and it is given as
Lf =
Vdc
18ΔIx,pmaxfc
(2
3
−
√
3M
4
)
. (48)
Let α be the ratio of the maximum current ripple to the peak
value of the fundamental frequency component of the current
and it can be written as
α =
ΔIx,pmax
Ix,p
. (49)
Substituting (35) and (49) into (48), the inductance value at rated
grid voltage can be obtained as
Lf =
Vdc
18αIx,pfc
(2
3
− 2
√
6Vph
4Vdc
)
. (50)
2) Area Product Requirement: The product of the cross-
sectional area of the limb Ac,l and the window area Aw is
referred to as an area product in this paper and it is used for the
design of the integrated inductor.
The ripple component in the common flux component is very
small compared to the ripple of the circulating flux component
and its effect in the total flux can be neglected. In this case, the
magnetic flux density in the limb at ψ = 0◦ and ψ = 90◦ can
be obtained from (44) and (47), respectively. The values of the
flux densities are
Bak |ψ=0◦ =
2Vdc(2 + 9α) − 3
√
6Vph(1 + 3
√
3α)
108NαAc,lfc
(51a)
Bak |ψ=90◦ =
16Vdc − 3
√
6Vph
108NAc,lfc
(51b)
The values of the Bak |ψ=0◦ and Bak |ψ=90◦ should be less
than the maximum allowable value of the flux density Bm,c .
Each window in the integrated inductor receives two coils with
the same number of turns. The circulating current is suppressed
effectively and its contribution in the rms value of the total
current can be neglected. In this case, the number of turns can
be expressed as
N =
3Kw Aw J
2Ix
. (52)
Using (51) and (52), the area product requirements to ensure
that the maximum value of the flux density remains within the
maximum allowable valueBm,c . These values can be expressed
as
(Ac,lAw ) |ψ =0◦ =
Ix
[
2Vdc (2 + 9α) − 3
√
6Vph(1 + 3
√
3α)
]
162αBm ,c Kw Jfc
(53a)
(Ac,lAw ) |ψ =90◦ = Ix [16Vdc − 3
√
6Vph]
162Bm ,c Kw Jfc
. (53b)
TABLE I
SYSTEM SPECIFICATIONS
Parameters Values
No. of parallel VSCs n 3
Power P 15 kW
Switching frequency fs 1.65 kHz
AC voltage (line-to-line) 400 V
DC-link voltage Vd c 650 V
Line filter inductor Lf 0.85 mH
The area product requirement is given as
Ac,lAw = max
(
(Ac,lAw) |ψ=0◦ , (Ac,lAw) |ψ=90◦
)
. (54)
3) Core Selection for the Cell and Number of turns: Based
on the computed value of the area product Ac,lAw , the suitable
core should be selected. Once the cross-sectional area of the
limb Ac,l is know, the number of turns can be obtained from
(51) and it can be given as
N =
2Vdc(2 + 9α) − 3
√
6Vph(1 + 3
√
3α)
108Bm,cαAc,lfc
for Bak |ψ=0◦> Bak |ψ=90◦ (55)
N =
16Vdc − 3
√
6Vph
108Bm,cAc,lfc
for Bak |ψ=90◦> Bak |ψ=0◦ . (56)
4) Core Selection for the Bridge Legs: The cross-sectional
area of the bridge leg is obtained from the (36) and it can be
given as
Ac,bl =
φak ,lmax
Bm,bl
. (57)
5) Air Gap Geometry: The geometry of the air gap is ob-
tained form (29) as
Ag
lg
=
6Lf
μ0N 2
. (58)
The air gap area Ag depends on the dimensions of the cell and
the bridge legs, as shown in Fig. 4. OnceAg is known, the value
of lg can be obtained using (58). In case of the requirement of
the large air gap, several discrete air gaps can be realized using
the core blocks that can be placed between the cells and the
bridge yokes.
D. Design Example
An integrated inductor is designed for the three parallel inter-
leaved VSCs. The system specifications are given in Table I. A
laminated steel with 0.35-mm lamination thickness is used for
the bridge yokes, whereas the cells are made up of amorphous
metal alloy. Each of the coils has 81 number of turns (N = 81).
Various constants that are used in the design, are specified
in Table II. The geometrical parameters of the designed inte-
grated inductor, defined in Fig. 4, are listed in Table III. The cell
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TABLE II
CONSTANTS USED FOR THE DESIGN OF THE INTEGRATED INDUCTOR
Constants α Bm , c Bm , b l J Kw Ks
Values 0.2 0.9 T 1 T 2 A/mm2 0.5 0.89
TABLE III
PARAMETERS OF THE DESIGNED INDUCTOR
Parameters A, C, F B D E G H lg Ac u
Values 30 25 135 120 12 105 1.2 3.3
All Dimensions are in mm. Unit of the area is mm2 . See Fig. 4 for definitions.
structure is realized using the rectangular blocks of the amor-
phous alloy and six inherent air gap exists in the cell structure.
This would influence the value of the circulating current induc-
tanceLc. For the brevity, the analysis presented in Section II-A
assumes symmetrical cell structure, whereas the cell structure is
asymmetrical in the realized integrated inductor. The circulat-
ing current inductance Lc of the realized inductor is calculated
using the finite-element analysis and it is found to be
Lc =
⎡
⎢⎣
11.48 −5.97 −5.03
−5.97 12.32 −5.92
−5.03 −5.92 11.48
⎤
⎥⎦mH. (59)
The inherent air gap is taken to be 0.15mmfor this finite-element
analysis.
E. Volumetric Comparison
The advantages offered by the proposed integrated inductor
is demonstrated by comparing it with the system with three
separate CIs and a three-phase line filter inductor Lf . Such
system is shown in Fig. 1. Separate CI is used for each of the
phases. For n = 3, three-limb magnetic structure is required.
Similarly, three-limb magnetic structure is used for the line
filter inductor. The area product approach is used to design these
components as well. Themaximum value of the flux densityBm
and the current density J are assumed to be the same in both
the cases.
1) Three-Limb CI: Using (39) and (56), the area product of
the CI is obtained as
(Ac,CIAw,CI) =
2IxVdc
27Bm,cKw Jfc
. (60)
For the integrated inductor, where (Ac,lAw ) |ψ=0◦< (Ac,l
Aw ) |ψ=90◦ , the ratio of the area product of the integrated in-
ductor to the area product of the CI can be obtained from (53)
and (60) and it can be written as
(Ac,lAw ) |ψ=90◦
(Ac,CIAw,CI)
= 1 +
4 − 3√6 VphVd c
12
. (61)
For the system parameters specified in Table I, the area product
of the integrated inductor is 11.6% higher than that of the CI.
However, the state-of-the-art solution requires line filter inductor
Fig. 12. Dimensions of the magnetic cores in millimeter. (a) CI. (b) Line filter
inductor.
TABLE IV
COIL PARAMETERS OF THE CI AND Lf
Parameters CI Lf
No. of turns N 78 27
Required copper area A cu 3.3 mm2 10.52 mm2
TABLE V
VOLUME COMPARISON OF INTEGRATED INDUCTOR
WITH A COMBINATION OF THREE CIS AND Lf
Volume ( in liter ) Integrated inductor Three CIs + Lf % Change
Copper 0.322 0.44 73%
Amorphous alloys 1.046 0.947 110%
Laminated steel 0.226 0.470 48%
Total 1.594 1.857 85%
Lf and the area product requirement of the Lf is discussed in
the subsequent text.
2) Three-Phase Line Filter Inductor Lf : The area product
of the three phase line filter inductor Lf is given as
(Ac,L f Aw,L f ) =
Ix(4Vdc − 3
√
6Vph)
54Bm,blαKw Jfc
. (62)
Both the CI and three-phase line filter inductor are designed
using the area product approach. The dimensions of the mag-
netic cores are shown in Fig. 12. The number of turns and the
cross-sectional area of the coil for both the CI and the three-
phase inductor Lf are given in Table IV .
The volume of the different materials in case of both the
solutions are calculated and the results are presented in Table V.
For the system parameters considered in this paper, the use of
integrated inductor results in a volume reduction of the copper
by 27% and a volume reduction of the laminated steel by 52%.
However, the volume of the amorphous alloys increases by 10%.
The total volume the integrated inductor is 15% less than that
of the state-of-the-art solution.
IV. SIMULATIONS AND EXPERIMENTAL RESULTS
A. Simulation Study
Time-domain simulations have been carried out using the
PLECS for the system parameters specified in Tables I and III.
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Fig. 13. Flux density waveforms in various parts of the integrated inductor.
(a) Flux density in the limb. (b) Flux density in the bridge leg. (c) Flux density
in the yoke.
Fig. 14. Current waveforms of phase a. (a) Leg current of VSC1. (b) Circu-
lating current of VSC1. (c) Resultant line current.
The flux density waveforms in various parts of the integrated
inductor are shown in Fig. 13. The flux in the limb of the inte-
grated inductor is ensemble of the of the fundamental frequency
flux component, the circulating flux component (with dominant
frequency components at fc and 2 × fc ), and the ripple compo-
nent of the common flux (with dominant frequency component
at 3 × fc ), as shown in Fig. 13(a). Out of these, the common
flux components flow through the bridge yokes, as shown in
Fig. 13(b), whereas the circulating flux component is mainly
confined in the cell and flows through the yokes, as shown in
Fig. 13(c). The peak values of the flux density in various parts
of the integrated inductor matches with the analysis presented
in this paper. The simulated current waveforms are shown in
Fig. 14. The integrated inductor suppresses the circulating cur-
rent and offers the desired inductance to the resultant line current
as shown in Fig. 14(b) and (c). , respectively.
B. Hardware Results
The integrated inductor was designed and built for the sys-
tem specified in Table I and the photograph of the implemented
inductor is shown in Fig. 15. The parameters of the integrated
inductor are given in Table III. The cells were made from amor-
phous alloys, whereas laminated steel was used for the bridge
legs. The coils are wound using the AWG 12 copper wire. The
Fig. 15. Photograph of the implemented integrated inductor.
Fig. 16. Experimental waveforms. (a) Ch1: phase a current of VSC1 Ia 1 ,
Ch2: phase a current of VSC2 Ia 2 , Ch3: phase a current of VSC3 Ia 3 , Ch4:
resultant line current of phase a Ia , (b) Ch1: phase a current of VSC1 Ia 1 , Ch2:
phase b current of VSC1 Ib1 , Ch3: phase c current of VSC3 Ic 1 , Ch4: resultant
line current of phase b Ib .
dc side of the three parallel VSCs were connected to the com-
mon dc supply of 650 V. The control was implemented using
the TMS320F28346 floating point digital signal processor. The
carrier signals of the three VSCs were interleaved by 120◦ and
the line currents are sampled and the control loop is executed
on every top and bottom update of each of the carrier signals.
The VSCs were operated to inject rated line current. The
phase a currents of all the VSCs along with the resultant line
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Fig. 17. Experimental waveforms of the scaled circulating currents of phase
a. The captured circulating current waveforms are 3 × Iak c . (a) Ch1: scaled
version of the circulating current of VSC1 (3 × Ia 1 c ), Ch2: scaled version of the
circulating current of VSC2 (3 × Ia 1 c ), Ch3: scaled version of the circulating
current of VSC3 (3 × Ia 1 c ), Ch4: resultant line current of phase a Ia .
current are shown in Fig. 16(a). The integrated inductor offers
desired line filtering to the resultant current, which is evident
from Fig. 16(a). The current waveforms of all three phases of
the VSC1 are also shown in Fig. 16(b). The circulating current
component is defined as the Iak c = Iak − (Ia/3). As it is diffi-
cult to measure these quantities, the scaled version is measured,
which is three times more than the actual circulating current and
it is measured by passing three turns of the conductor carrying
Iak and one turn of the conductor carrying current Ia through
the current probe. The difference of these two currents is ob-
tained by arranging these conductors in such a manner that the
current in them flows in opposite direction to each other. The
scaled version of the circulating current components of each of
the VSCs (3 × Iak c ) are shown in Fig. 16, which demonstrates
that the integrated inductor effectively suppresses the circulat-
ing current. Peak value of the circulating current is restricted
to 20% of the amplitude of the fundamental component of the
rated value of the individual VSC current.
The harmonic spectra of the resultant line current Ia is shown
in Fig. 17. Themajor harmonic component appears at the 3 × fc
and the magnitude of the harmonic components in the resultant
line current is significantly small due to the inductance Lf of-
fered by the integrated inductor. The total harmonic distortion of
the Ia is measured to be 4.85 %, which proves the effectiveness
of the integrated inductor.
V. CONCLUSION
An integrated inductor for parallel interleaved VSCs is pre-
sented in this paper. The proposed inductor integrates the func-
tionality of three CIs and a three-phase line filter inductor. The
detailed analysis of the flux density distribution in various parts
of the integrated inductor is presented and the analysis has been
verified by the finite-element analysis and the time-domain sim-
ulations. The design methodology has been illustrated and the
integrated inductor for the three parallel interleaved VSCs has
been designed. The advantage offered by the integrated inductor
in terms of the size reduction is demonstrated by comparing the
Fig. 18. Harmonic spectra of the resultant line current Ia . Total harmonic
distortion of the Ia is 4.85%.
volume of the integrated inductor with the state-of-the-art solu-
tion of using three CIs and the three phase line filter inductor.
For the system considered in this paper, the total volume of the
material is reduced by 15% by using the integrated inductor.
The performance of the integrated inductor is also verified by
carrying out the experimental measurements.
APPENDIX
A. Derivation of Circulating Flux Component
For n = 3, the flux linkage of coil a1 due to the circulating
flux component is given by (38). The switched output voltages
of phase a of individual VSCs (after multiplying the appropriate
coefficients given in (38)) at the ψ = 90◦ are shown in Fig. 18.
The voltage that is responsible for the circulating flux compo-
nent that links with the coil a1 ( 23 Va1 o − 13 Va2 o − 13 Va3 o ) is also
shown. The time integral of this voltage gives the flux linkage
and it is shown by the dashed line in Fig. 18. The flux linkage
achieves maximum value at time t = Ts/4. In this interval, the
flux linkage can be described by the piece-wise linear equations
(PWLE) and it is given as
Nφa1 ,c(t) |ψ=90◦ = Nφa1 ,c(t0) −
2
3
Vdct ; 0 ≤ t < ta
= Nφa1 ,c(ta) −
1
3
Vdc(t − ta) ;
ta ≤ t < Ts4 . (63)
where ta = T72 +
T2
2 − Ts6 and T2 and T7 are the dwell time of
the voltage vectors
−→
V 2 and
−→
V 7 , respectively. For the space
vector angle ψ = 0◦, T72 +
T2
2 =
Ts
4 . Therefore, ta =
Ts
12 . Sub-
stituting this value of ta into (63) yields
Nφa1 ,c(ta) |ψ=90◦ = −
VdcTs
18
Nφa1 ,c
(
Ts
4
)
|ψ=90◦ = − VdcTs9 (64)
Since the Nφa1 ,c(t) is maximum at t = Ts/4 for ψ = 0
◦, the
maximum value of the peak flux linkage is given as
Nφak ,cmax =
Vdc
9fc
(65)
Similarly, the voltage that is responsible for the circulating
flux component that links with the coil a1 ( 23 Va1 o − 13 Va2 o −
1
3 Va3 o ) for voltage space vector angle ψ = 0
◦ can be obtained.
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Fig. 19. Switching sequences of all three VSCs and their pole voltages for the
interleaving angle of 120◦ and space vector angle of psi = 90◦. The voltage
that is responsible for the circulating flux component that links with the coil a1
(Va1 ,d = 23 Va 1 o − 13 Va 2 o − 13 Va 3 o ) is also shown. The numbers represent
the time during which the corresponding voltage vectors are applied.
Fig. 20. voltage that is responsible for the circulating flux component that links
with the coil a1 (Va1 ,d = 23 Va 1 o − 13 Va 2 o − 13 Va 3 o ) at voltage space vector
angle ψ = 0◦. Tz is the dwell time of the zero-voltage vector. (a) T1 > Ts /3,
(b) T1 < Ts /3.
However, this voltage waveforms are different for the T1 <
Ts/3 (0  M < 49 ) and for the T1 > Ts/3 (
4
9  M <
2√
3
). The
voltage waveforms for both of these conditions are shown in
Fig. 19.
For the T1 > Ts/3 ( 49  M <
2√
3
), the flux linkage is maxi-
mum at t = Tz/4 and its value is given as
Nφa1 ,c
(
Tz
4
)
|ψ=0◦= 16VdcTz (66)
where Tz is the dwell time of the zero-voltage vector. For the
space vector angle ψ = 0◦, Tz = Ts − T1 and T1 = 34 MTs .
Substituting this values into (66), yields
φa1 ,c |ψ=0◦=
(4 − 3M)Vdc
24Nfc
,
4
9
 M < 2√
3
. (67)
For the T1 < Ts/3 (0  M < 49 ), the flux linkage is maxi-
mum at t = Tz/4, as shown in Fig. 20(b). The flux linkage can
be described by the PWLE and it is given as
Nφa1 ,c(t) |ψ=0◦ = Nφa1 ,c(t0) −
2
3
Vdct ; 0 ≤ t < tb
= Nφa1 ,c(tb) −
1
3
Vdc(t − tb); tb ≤ t < Tz4
(68)
Fig. 21. Active and zero vectors that are used to synthesize the reference
voltage space vector of one of theVSCs and corresponding error voltage vectors.
where tb is given as
tb =
(
1
3
+
3M
4
)
Ts
4
(69)
and Tz is given as
Tz =
(
1 − 3M
4
)
Ts (70)
substituting the values of tb and Tz into (68) yields
Nφa1 ,c(tb) |ψ=0◦ = −
(
1
3
+
3M
4
)
Vdc
6fc
Nφa1 ,c
(
Tz
4
)
|ψ=0◦ = − Vdc9fc , 0  M <
4
9
. (71)
B. Derivation of Common Component of Flux
The VSC synthesize the reference voltage space vector using
the discrete voltage vectors. Therefore at any given instant, an
error between the applied voltage vector and the reference volt-
age vector exists. The error voltage vectors for a given sampling
instance for one of the VSCs are shown in Fig. 20. The time
integral of the error voltage vectors gives the flux linkage of the
line filter inductor. For the parallel interleaved VSCs, the flux
linkage due to the ripple component of the common flux is the
average of the time integral of the error voltage vectors of all
three VSCs, as given in (26).
In the reference frame, rotating synchronously at the funda-
mental frequency, the instantaneous error voltage vectors can
be decomposed into d-axis and the q-axis components and the
decomposed error voltage vectors corresponding the active and
zero vectors are given as
−→
V err,1 =
2
3
Vdc
{
(cos ψ − 3
4
M) − j sin ψ
}
−→
V err,2 =
2
3
Vdc
{
cos(60◦ − ψ) − 3
4
M + j sin(60◦ − ψ)
}
−→
V err,z = − 12VdcM (72)
where the real part represents the d-axis component of the error
voltage vector and the q-axis component is represented by an
imaginary part. The average of the time integration of the er-
ror voltage vectors gives the ripple component of the common
flux linkage Δλd and Δλq . The fundamental component of the
common flux appears as a dc component in the frame, rotating
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synchronously at the fundamental frequency. The dc compo-
nents of both d-axis and q-axis (λD , λQ ) flux are assumed to
be constant during each sampling interval. Therefore, the d-axis
and q-axis flux components in the rotating reference frame can
be represented as
λd = λD + Δλd and λq = λQ + Δλq . (73)
For the unity power factor applications, the dc components of
both d-axis and q-axis fluxes are given as
λD = λp and λQ = 0 (74)
where λp is the peak value of the fundamental frequency flux
component. Considering the three-phase symmetry, the flux
linkage due to the common component of flux of phase a is
only analyzes and it is given as
λa = λd cos ψ − λq sin ψ. (75)
In order to obtain the common component of the flux linkage
with kth coil at ψ = 90◦, it is sufficient to only evaluate the
q-axis flux components. Evaluating the q-axis flux components
of individual VSCs and taking their average [11], [22] gives
Nφak ,l |ψ=90◦= Δλq ,avg |ψ=90◦=
Vdc
18fc
(
2
3
−
√
3M
4
)
(76)
similarly, the ripple component of the common flux component
at ψ = 0◦ is obtained by evaluating only the d-axis flux compo-
nent of individual VSCs and taking the average. ForM > 4/9,
it is given as
Δλd,avg |ψ=0◦= Vdc3fc
(
5M
8
− 9M
2
32
− 1
3
)
. (77)
Using (77), the worst-case value of the common flux component
φak ,lmax is evaluated.
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Abstract—The quality of voltage waveform of the parallel
connected inverters can be improved by interleaving the carrier
signals. However, an additional coupled inductors (CIs) are re-
quired to suppress the circulating current between the interleaved
VSCs and often connected in a whiffletree configuration. The
integration of the line filter inductor and the coupled inductors
in a single magnetic component for such systems is proposed.
The fundamental frequency component of the flux is confined
to the limbs around which the coils are placed, whereas other
parts only experiences high frequency flux excitation. As a result,
the inductor can be made smaller. The inductor is analyzed and
performance is verified by simulation and experimental studies.
I. INTRODUCTION
In many high power applications, the two-level VSCs are
normally connected in parallel to meet the high current re-
quirement and often share the common dc-link, as shown
in Fig. 1. The high power VSCs suffer from excessive
losses if the switching frequency is increased beyond a few
kHz. Due to the limited switching frequency, large passive
filter components are generally employed to comply with
the stringent power quality requirements. The large passive
filter components lead to the increased cost, size and losses.
Therefore the efforts should be made to reduce the size of these
components. For a given switching frequency, the filtering
requirement can be reduced by employing a multilevel VSC.
For the parallel connected two-level VSCs, multi-level volt-
age waveforms can be achieved by interleaving the carrier
signals. As a result of the interleaved carriers, some of the har-
monic frequency components present in the switched output
voltage of the parallel interleaved legs are phase shifted with
respect to each other [1]–[7]. For the parallel connected VSCs,
the output voltage of a particular phase is the average of the
switched output voltage of all parallel VSC legs of that phase.
As a result of the averaging, the contribution of the phase
shifted harmonic frequency components of the individual
switched output voltages is fully or partially canceled in the
resultant voltage [8]. This leads to the reduction in the value
of the filter components [9].
When connected to a common dc-link, the circulating
current flows between the parallel VSCs due to the hardware
and control asymmetries, as shown in Fig. 1. The interleaving
of the carrier signals further aggravates the already existing
problem of the circulating current. This unwanted circulating
current increases the losses in both the semiconductor devices
and in the passive components and it should be suppressed. An
additional inductive filter is often required for this purpose. A
Vdc
Ia3
Ia2
Ia1 Ia
Grid
Voltage source
converter Filter
Circulating current
Fig. 1. Parallel voltage source converters with a common dc-link and output
filters.
Coupled Inductor (CI) can effectively suppress the circulating
current by providing magnetic coupling between the parallel
interleaved legs of the corresponding phases [1], [10]–[15].
For the multiple parallel VSCs, the CIs are often connected
in a whiffletree configurations, as proposed in [1]. Such
arrangement requires two distinct inductive component:
1) Line filter inductor (Lf ) for improving the injected line
current quality.
2) CIs for suppressing the circulating current.
The volume of the inductive component can be reduced by
integrating both of these functionalities into a single magnetic
component. This paper proposes the magnetic integration of
the line filter inductor Lf and the circulating current filters
(which mainly experiences the switching frequency flux ex-
citation) for a four parallel interleaved VSCs. The VSCs are
divided into two converter groups and the VSCs carrier signals
of the VSCs within each group are shifted by 180◦. The issue
of the circulating current and the overview of the existing
filtering solutions are briefly discussed in Section II. The pro-
posed integrated inductor is analyzed in Section III. The design
of the coupled inductor that is used for circulating current
suppression between the two converter groups is discussed in
Section IV. The volume reduction achieved by the proposed
solution is demonstrated in Section V, by comparing it with
the state-of-the-art solution. The functionality of the integrated
inductor is verified by performing simulation and experimental
978-1-4673-7151-3/15/$31.00 ©2015 IEEE 5952
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xLCIG
(b)
Fig. 2. Various arrangements of the filters for the parallel interleaved VSCs.
(a) CI with N−limb core structure, (b) Whiffletree configuration using the
two limb CIs. The subscript x represents phases x = {a, b, c}.
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Phase b
Phase a
Vdc
2
Vdc
2
Ia1
Ia3 Ia4
Ia2
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a1
a3
o
a2
a4
Fig. 3. Whiffletree configuration for parallel interleaved voltage source
converters.
studies and the results are presented in Section VI.
II. CIRCULATING CURRENT IN A PARALLEL INTERLEAVED
VSCS
The switched output voltages of the parallel legs are phase
shifted with respect to each other due to the interleaved
carriers. When parallel VSCs are connected to the common dc-
link, this instantaneous potential difference appears across the
closed path and gives rise to the circulating current. The cir-
culating current can be suppressed by introducing sufficiently
high inductance in that closed current path. The CI provides
magnetic coupling between the interleaved legs of a particular
phase and offers high inductance to the circulating current,
while its effect on the line current is minimal (considering
negligible flux leakage).
The various possible arrangements of the CI is shown in
Fig. 2. Fig. 2(a) shows the magnetic structure of the CI using
n parallel limbs for n parallel VSCs. This magnetic structure
is asymmetrical, when more than two limbs are used. The
symmetry can be achieved by using a whiffletree configuration.
The parallel interleaved VSCs with whiffletree configuration is
shown in Fig. 3. Two limb CI is used as a building block and
the filter arrangement is shown in Fig. 2(b). Two interleaved
legs of a respective phase are magnetically coupled using the
CI (CIH and CIL in Fig. 3) and for the four VSCs, two
such pairs are also magnetically coupled using the third CI
Phase c
Vag
Phase b
Vag
Phase a
Vdc
2
Vdc
2
Ia1
Ia2
Ia3
Ia4
Integrated
inductor
a1
a2
a3
a4
Vag
IaH
IaL Ia
Ic
Ib
aH
aL
CIG
o
(a)
Ix1
Ix3
IxH
2Lfx1
x3
xH
Ix2
Ix4
IxL
2Lfx2
x4
xL
CIH
CIL
o
(b)
Fig. 4. Four parallel interleaved VSCs with the proposed integrated inductor.
(a) System schematic, (b) Equivalent electrical model of the integrated
inductor. The subscript x represents phases x = {a, b, c}
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φaH
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φaH
2
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Air gaps
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Coil a4
Bridge leg
Coil a3
Coil a1
Cell
(high-side)
Bridge leg
Air gaps
Fig. 5. Magnetic structure of the proposed integrated inductor.
(CIG). The proposed integrated inductor, which combines the
functionality of the line filter inductor Lf and the CIH and the
CIL (refer Fig. 2(b)), is presented in the following Section.
III. INTEGRATED INDUCTOR
The system comprises of four parallel VSCs with the
proposed integrated inductor as shown in Fig. 4(a). All four
VSCs share a common dc-link and the carrier signals are
symmetrically interleaved, i.e. the carrier signals are phase
shifted from each by 90◦. The carrier signals of the VSC1
and VSC3 are phase shifted by 180◦ from each other and
these two VSCs form the High-Side Converter Group (HSCG).
Similarly, VSC2 and VSC4 forms the Low-Side Converter
Group (LSCG), with carrier signals phase shifted from each
other by 180◦.
The proposed integrated inductor is shown in Fig. 5. The
magnetic structure comprises of two cells. The cell is a two
limb CI structure and each limb carries a coil with N number
5953
l l
y
y
y
y
l l
+−NIa1
+−NIa3
+−NIa2 +− NIa4
φa1 φa3
φy
φbl φblφa2 φa4
2 g
+
bl
2 g
+
bl
2 g
+
bl
2 g
+
bl
Fig. 6. Simplified reluctance model of the proposed integrated inductor.
of turns. Both of these coils in the cell are wound in the same
direction. The limbs are magnetically coupled to each other
using the top and the bottom yokes. Intentional air gap is
avoided in the cell structure.
Out of the two cells, one of the cells magnetically couples
the interleaved legs of the respective phases of the HSCG,
whereas the other cell belongs to the LSCG. The input
terminals of the coils of the high-side cell are connected to the
output of VSC1 (a1) and VSC3 (a3) and the output terminals
of these coils are connected together to form the common
output aH . Similarly, the output of VSC2 (a2) and VSC4 (a4)
are connected to the input terminal of the coils of the low-side
cell. Whereas, the other end of the coils are connected together
to form the common output terminal aL. The winding direction
of the coils of the high-side cell is opposite to that of the coils
of the low-side cell. The high-side and the low-side cells are
magnetically coupled to each other using the bridge legs, as
shown in Fig. 5. The necessary air gaps have been inserted
between the cells and the bridge legs. The output terminals of
the HSCG and the LSCG are connected to another CI (CIG),
as shown in Fig. 4(a).
A. Magnetic Circuit Analysis
The integrated inductor is analyzed in this sub section. Due
to the phase symmetry, the analysis is done for one of the
phases. The phases a, b, and c are represented by subscript x.
For the system shown in Fig. 4(a), the voltage across the coil
x1 is given as
Vx1xH =Lx1x1
dIx1
dt
+ Lx1x2
dIx2
dt
+ Lx1x3
dIx3
dt
+ Lx1x4
dIx4
dt
(1)
where Lxjxk is the inductance between the jth and the kth
coil of the integrated inductor of phase x and Ixn is the
current flowing through the nth coil of phase x. The simplified
reluctance model of the integrated inductor is shown in Fig. 6.
The reluctance of each of the limbs and the yoke of the cell
are l and y , respectively. The reluctance of the bridge leg is
bl, whereas the reluctance of each of the air gaps is denoted
by g . The magneto-motive force of the coil is represented as
NIxn .
The flux in each limb is given as
−→
φ =
1
lR(
1
lA+R)
−1−→M (2)
where A is the unit matrix,
−→
φ =
[
φx1 φx2 φx3 φx4
]T
(3)
−→
M =
[
NIx1 −NIx2 NIx3 −NIx4
]T
(4)
−→
R =
⎡
⎢⎢⎢⎣
1
eq − 12 − 11 0
− 12 1eq 0 − 11
− 11 0 1eq − 12
0 − 11 − 12 1eq
⎤
⎥⎥⎥⎦ (5)
where 1 = 2y , 2 = 4g + 2bl, and 1eq = 11 + 12 .
By assuming g is very high compared to the other reluc-
tances in the network and solving the reluctance network, the
inductances specified in (1), can be obtained as
Lx1x2 = Lx1x4 = LM1 ≈
N2
8g
Lx1x3 = LM2 ≈ −
N2
2l + 1
(6)
Lx1x1 = Lx2x2 = Lx3x3 = Lx4x4 = LS ≈ 2LM1 −LM2 (7)
Substituting these inductances in (1) gives
Vx1xH = Vx1o − VxHo
= LS
dIx1
dt
+ LM1
d(Ix2 + Ix4)
dt
+ LM2
dIx3
dt
(8)
Similarly, the voltages across other coils can be given as
Vx2xL = Vx2o − VxLo
= LM1
d(Ix1 + Ix3)
dt
+ LS
dIx2
dt
+ LM2
dIx4
dt
(9)
Vx3xH = Vx3o − VxHo
= LM2
dIx1
dt
+ LS
dIx3
dt
+ LM1
d(Ix2 + Ix4)
dt
(10)
Vx4xL = Vx4o − VxLo
= LM2
dIx2
dt
+ LM1
d(Ix1 + Ix3)
dt
+ LS
dIx4
dt
(11)
The output current of each of the VSCs has a common current
component and the circulating current component. The output
currents of HSCG and LSCG are given as
IxH = Ix1 + Ix3 , IxL = Ix2 + Ix4 (12)
Assuming equal current sharing between the VSCs, the com-
mon component of each of the VSCs is taken to be the same.
Therefore, the output current of the individual VSCs are given
as
Ix1 =
IxH
2
+ IxH,c , Ix3 =
IxH
2
− IxH,c
Ix2 =
IxL
2
+ IxL,c , Ix4 =
IxL
2
− IxL,c
(13)
where IxH,c and IxL,c are the circulating current between the
VSCs of the HSCG and the LSCG, respectively. The resultant
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line current and the circulating current between the high-side
and the low-side converter groups are given as
Ix = IxL + IxH , Ix,c =
IxH − IxL
2
(14)
where Ix,c is the circulating current between the HSCG and
the LSCG and it is suppressed using the CIG.
B. Inductance offered by the integrated inductor
Averaging (8) and (10) gives(Vx1o + Vx3o
2
)−VxHo = LM1(dIx2dt + dIx4dt )
+
(LS + LM2
2
)(dIx1
dt
+
dIx3
dt
) (15)
similarly, averaging (9) and (11) gives(Vx2o + Vx4o
2
)−VxLo = LM1(dIx1dt + dIx3dt )
+
(LS + LM2
2
)(dIx2
dt
+
dIx4
dt
) (16)
and using (15) and (16), the voltage drop across the line filter
inductor is given as
Vxavgo − Vxo =
(LS + 2LM1 + LM2
4
)dIxH
dt
+
(LS + 2LM1 + LM2
4
)dIxL
dt
= LM1
dIx
dt
(17)
where
Vxavgo =
1
4
4∑
k=1
Vxko and Vxo =
VxHo + VxLo
2
(18)
using (17), the inductance offered to the line current is given
as
Lf = LM1 =
μ0N
2A
′
g
8lg
(19)
where μ0 is the permeability of the free space, lg is the length
of the air gap, and A
′
g is the effective cross-section area of the
air gap. The switched output voltage difference of VSC1 and
VSC3 (Vx1o − Vx3o) drives the IaH ,c. Similarly, the behavior
of the IaL,c depends on the difference of the switched output
voltages of VSC2 and VSC4 (Vx2o−Vx4o). Using (8), (9), (10),
and (11), the inductance offered to the circulating currents is
given as [
Vx1o − Vx30
Vx2o − Vx40
]
= L
d
dt
[
IxH,c
IxL,c
]
(20)
where the inductance matrix L is given as
L =
[
4(LM1 − LM2) 0
0 4(LM1 − LM2)
]
(21)
C. Flux Density Analysis
The integrated inductor combines the functionalities of two
CIs (CIH and CIL) and the line filter inductor Lf . Therefore,
the flux in the magnetic core has distinct components corre-
sponding to these inductances and it is analyzed in this sub
section.
Ts
VSC1
VSC3
T0 T1 T2 T7 T7 T2 T1 T0
T7 T2 T1 T0 T0 T1 T2 T7
Va1o
Va3o
λH,c
Va1o
−Va3o
Fig. 7. Pole voltages of phase a of VSC1 and VSC3 and their difference for
the 60◦ clamped discontinuous PWM (DPWM1) [18]. The modulation index
M = 1 and voltage space vector angle ψ = 45◦. Time To, T1, T2, and T7
are the dwell times of the corresponding voltage vectors.
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Fig. 8. Circulating flux component λH,c over a complete fundamental period.
The flux linkage is normalized to VdcTs.
1) Circulating Flux Component: From (20), the value of
the circulating current flowing through the coil x1 is obtained
as
IxH,c = −
1
LM2
∫
(Vx1o − Vx3o) dt (22)
and the circulating flux linkage can be obtained as [16], [17]
λxH,c = NφxH,c =
1
2
∫
(Vx1o − Vx3o) dt (23)
where φxH,c is the circulating flux component in the high-side
cell of the integrated inductor. The carrier signals of the VSC1
and VSC3 are interleaved by 180◦ and the corresponding
voltages for a particular switching cycle is shown in Fig. 7. The
VSCs are modulated using the space vector modulation [18].
Due to the change in the dwell time of the voltage vectors
in each sampling interval, the peak value of the λxH,c also
obtains different value in each of the sampling intervals. The
λxH,c achieves the maximum value for the voltage space vector
angle ψ = 90◦ (and ψ = 270◦), as shown in Fig. 8 and it is
obtained as
λxH,cmax = NφxH,cmax =
Vdc
8fs
(24)
where Vdc is the dc-link voltage, fs is the switching frequency,
and φH,cmax is the maximum value of the circulating flux
component.
For the LSCG, the carrier signals of the VSC2 and the VSC4
are also interleaved by 180◦ and the same analysis can be
applied. The maximum value of the circulating flux component
is also NφxL,cmax = Vdc/8fs.
From the reluctance model, it is evident that the flux in the
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yokes of the cell is equal to the resultant component of the
circulating flux component φy = φxH,c = φxL,c . Therefore,
the maximum value of the flux density in the yokes is
Bymax =
Vdc
8NAcyfs
(25)
2) Common Flux Component: The common current com-
ponent of each of the VSCs can be decomposed into:
1) Fundamental frequency component.
2) Major harmonic components at the 4kfs, where k =
1, 2, ..∞.
As the common flux component is proportional to the com-
mon current component, the common flux component is also
composed of a fundamental frequency component and a ripple
component. The fundamental component of the common flux
component due to this current is
φr(t) =
μ0NA
′
g
8lg
Ixmax cos(ψ + θ) (26)
Normally the line filter inductance value is selected to limit the
peak-to-peak value of the ripple component of the line current
to the desired value. Let the ratio of the peak-to-peak value
of the ripple component of the line current to the amplitude
of the fundamental component of the line current be ε. For
the space vector modulation, the ripple component attains its
maximum value at the space vector angle of ψ = 0◦. For
unity power factor applications, the fundamental component
is also maximum for the ψ = 0◦. Therefore, the common flux
component also attains its maximum value at the space vector
angle of ψ = 0◦ and it is given as
φrmax = (1 +
ε
2
)
μ0NA
′
g
8lg
Ixmax (27)
where Ixmax is the amplitude of the rated current. The com-
mon component of the flux φr completes its path through
the bridge legs, air gaps and legs of the cells. Therefore, the
maximum value of the flux density in the bridge is given as
Bblmax = (1 +
ε
2
)
μ0NA
′
g
8lgAcbl
Ixmax (28)
3) Flux in the limbs of the cells: The flux that flows through
the limbs of the cells, around which the coils are placed, is
φl(t) = φr(t) + φxH,c(t) (29)
for the unity power factor applications (θ = 0), the common
component of the flux is maximum for ψ = 0◦, whereas the
circulating flux component φxH,c is minimum at this voltage
space vector angle. Similarly, the φxH,c is maximum at ψ =
90◦ and the common flux component is zero. Therefore, for
the unity power factor applications
φlmax = max(φxH,cmax , φrmax + φxH,c|ψ=0◦ ) (30)
Ts
VSC1
VSC3
T0 T1 T2 T7 T7 T2 T1 T0
T7 T2 T1 T0 T0 T1 T2 T7
Va1o
Va3o
Va1o+Va3o
2
(a)
VSC2
VSC4
T0 T1 T2 T7 T7 T2T1 T0T2
T7 T2 T1 T0 T0 T1T2 T2T7
Va2o
Va4o
Va2o+Va4o
2
(b)
Va1o+Va3o
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Fig. 9. Voltage waveforms for four parallel interleaved VSCs for M = 1 and
ψ = 45◦. (a) Pole voltages of the individual VSCs and their average voltage
of the high side converter group, (b) Pole voltages of the individual VSCs
and their average voltage of the low side converter group, (c) The difference
of the average voltages of the high side converter group and the low side
converter group and their associated flux linkage.
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Fig. 10. Flux linkage of the CIG (λxCIG
) over a complete fundamental
period. The flux linkage is normalized to VdcTs.
IV. CIRCULATING CURRENT SUPPRESSION BETWEEN THE
TWO CONVERTER GROUPS
The resultant output voltages of both the HSCG and LSCG
are also phase-shifted with respect to each other and the
circulating current flows between them due to these phase-
shifted voltages. Additional CI (CIG) is used to suppress this
current.
The flux linkage in the CIG is given as
NφxCIG =
1
2
∫ (
(
Vx1o + Vx3o
2
)− (Vx2o + Vx4o
2
)
)
dt (31)
The pole voltages of the individual VSCs and their average
voltage for both the HSCG and the LSCG are shown in
Fig. 9(a) and 9(b), respectively. The difference in the average
voltages of both the converter groups and flux linkage of the
CIG is shown in Fig. 9(c). The flux linkage behavior over a
fundamental period is also shown in Fig. 10. As it is evident,
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TABLE I
SYSTEM PARAMETERS FOR SIMULATION AND EXPERIMENTAL STUDIES
Parameters Values
Total power S 11 kVA
No. of VSCs 4
Interleaving angle 90◦
DC-link voltage Vdc 650 V
Switching frequency fs 1250 Hz
PWM scheme SVM
Peak to peak value of the ripple current ε 25%
Line filter inductance Lf 2.3 mH (0.05 pu)
TABLE II
DESIGN PARAMETERS OF THE INTEGRATED INDUCTOR
Parameters Values
Cross-section area of the limbs Acl 6.9× 10−4 m2
Cross-section area of the yokes Acy 6.9× 10−4 m2
Cross-section area of the bridge leg Acbl 4.8× 10−4 m2
Cross-section area of the air gap A
′
g 7.4× 10−4 m2
Length of the air gap lg 9.6× 10−4 m
Number of turns N = 140
Cross section area of the conductor Acu 1.31× 10−6 m2 (AWG 16)
the frequency of the flux reversal in the CI is 2 × fs and
subjected to the half of the dc-link voltage. The maximum
value of the flux density in the CI is given as
BCIG,max =
Vdc
32NCIGAcCIG fs
(32)
where NCIG and AcCIG are the number of turns in the coils
and the cross section area of the CI, respectively.
V. DESIGN AND PERFORMANCE COMPARISON
The design details of the proposed inductor is discussed
in this section. The size reduction achieved by a magnetic
integration is demonstrated by comparing the volume of the
proposed solution with the volume of the state-of-the-art
solution.
A. Design
The integrated inductor and the CIG is designed using the
design equations derived in section III and section IV for
the converter system with four parallel VSCs. The system
parameters are given in Table I. The integrated inductor and
the CIG are designed to restrict the maximum value of the
flux density to 0.7 T. Amorphous alloy 2605SA1 is used for
the cells of integrated inductor and for the CIG core, whereas
laminated steel with a lamination thickness of 0.35 mm is used
for the bridge legs. The parameters of the designed integrated
inductor and the CIG are given in Table II and Table III,
respectively.
B. Volumetric comparison
The volume of the different active materials of the magnetic
components of the proposed filter arrangement is compared
with the volume of the state-of-the-art solution, shown in Fig.
2(b). The line filter inductor in Fig. 2(b) is assumed made from
the 0.35 mm laminated silicon steel. The amorphous alloys
TABLE III
DESIGN PARAMETERS OF THE COUPLED INDUCTOR CIG
Parameters Values
Cross-section area of the core AcCI 4.6× 10−4 m2
Number of turns NCI 53
Cross section area of the conductor Acu 2.62× 10−6 m2 (AWG 13)
TABLE IV
VOLUME COMPARISON OF THE ACTIVE MATERIALS OF THE MAGNETIC
COMPONENTS IN THE PROPOSED SOLUTION WITH THE STATE-OF-THE-ART
SOLUTION SHOWN IN FIG. 2(B)
Material State-of-the-art Proposed % reduction
Amorphous alloy 2605SA1 1.477 Ltr. 1.221 Ltr. 17.3%
Laminated steel 0.281 Ltr. 0.143 Ltr. 49%
Copper 0.385 Ltr. 0.337 Ltr. 12.4 %
2605SA1 is considered as a magnetic material for the CIs
(CIH , CIL, and CIG in Fig. 2(b)). The volume of the different
materials in both the solutions are given in Table IV. The
design of the CIG that is used to suppress the current between
the HSCG and the LSCG is taken to be the same in both
cases. In the state-of-art solution, the windings of the line filter
inductor carries full line current and it is completely eliminated
in the proposed solution. Therefore, the designer may choose
to increase the number of turns in the coils of the integrated
inductor to reduce the size of the amorphous alloy. In this
comparison, the number of turns in the integrated inductor is
taken to be 10% higher than the number of turns in the CIH
and CIL in the state-of-the-art solution, as shown in Fig. 2(b).
This results in the 17.3% saving in the amorphous alloy and
12.4% reduction in copper. Furthermore, the volume of the
laminated steel is reduced by 49% in the proposed solution.
VI. SIMULATION AND THE EXPERIMENTAL RESULTS
The simulation and the experimental results for the four
parallel interleaved VSCs are presented in this section. The
system parameters are specified in Table I.
A. Simulation Results
The time domain simulation has been carried out using
PLECS and the simulated flux density waveforms in the var-
ious parts of the magnetic structure of the integrated inductor
and the CIG are shown in Fig. 11 and Fig. 12, respectively. Fig.
11(a), shows the flux density waveform in the limb of the cell,
which is a vector addition of the common flux component and
the circulating flux component. The circulating flux is confined
to the cell and therefore the flux in the yoke has a switching
frequency component as a major harmonic component, which
is shown in Fig. 11(b). The common flux component flows
out of the cell and completes its path through the air gaps and
the bridge leg, as shown in Fig. 11(c). Due to the magnetic
integration, the common flux component of the cell of the
HSCG completes its path through the limbs of the cell of the
LSCG and vice-versa. As a result, a dedicated return path is
avoided. This brings in a substantial reduction of the volume
of the integrated inductor.
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Fig. 11. Simulation results at rated operating conditions. (a) Flux density in
the limb of the cell of the integrated inductor, (b) Flux density in yoke of the
cell, (c) Flux density in the bridge leg.
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Fig. 12. Simulation results. (a) Flux density waveform in the coupled inductor
that is used to suppress the circulating current between the high side and the
low side converter group.
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Fig. 13. Simulated current waveforms at rated operating conditions. (a)
Circulating current between the VSCs of the high side converter group IaH,c ,
(b) Circulating current between the VSCs of the low side converter group
IaL,c , (c) Circulating current between the high side converter group and the
low side converter group Ia,c.
The circulating current between the HSCG and the LSCG is
suppressed using the CIG. The CIG is subjected to half of the
dc-link voltage and the flux has a major harmonic component
at the 2nd carrier harmonic component. The flux density in
the CIG is shown in Fig. 12, which demonstrates that the flux
reversal takes place at twice the switching frequency.
The simulated circulating currents between the VSCs of the
HSCG and the LSCG are shown in Fig. 13(a) and Fig. 13(b),
respectively. The integrated inductor offers high inductance
to the circulating currents and suppresses them effectively.
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Fig. 14. Simulated current waveforms of phase a at rated operating conditions.
(a) Output current VSC1 (Ia1 ), (b) Output current VSC3 (Ia3 ), (c) Resultant
current of the high side converter group (IaH ), (d) Line current Ia.
The additional CIG is also very effective in suppressing the
circulating current between the HSCG and the LSCG, as
shown in Fig. 13(c).
The simulated currents of phase a are shown in Fig.
14. The output current of the VSCs of the HSCG are only
shown. However, the output current of the VSCs of the LSCG
also demonstrates similar current waveform quality. The line
current is shown in Fig. 14(d). The peak-to-peak value of the
ripple component of the line current is 5.4 A, which is as per
the designed value.
B. Experimental Results
The experimental results were obtained for the system speci-
fied in Table I. All the VSCs were operated to inject the rated
current and they were controlled using the TMS320F28346
floating-point digital signal processor. The output current of
both the VSCs of the HSCG (VSC1 and VSC3) along with the
circulating current (IaH,c ) are shown in Fig. 15(a). The peak-
to-peak value of the IaH,c is 3.8 A, which is slightly higher
than the simulated value. This is due to fact that the inherent air
gap exists in the cell structure, which reduces the circulating
current inductance compared to the simulations. The output
current of the HSCG IaH and the LSCG IaL are shown in
Fig. 15(b). The circulating current between the HSCG and the
LSCG is effectively suppressed by the CIG, as it evident from
Fig. 15(b). The integrated inductor also offers the desired line
filter inductance to the line current and restricts peak-to-peak
value of the ripple component in the line current to the desired
value, as shown in Fig. 15(b).
VII. CONCLUSION
An integrated inductor for parallel interleaved VSCs is
proposed in this paper. The proposed inductor suppresses the
circulating current between the parallel interleaved VSCs. In
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Ia1 (5 A/div.)
Ia3 (5 A/div.)
IaH,c (2.5 A/div.)
IaL,c (2.5 A/div.)
(a)
IaH (10 A/div.)
IaL (10 A/div.)
Iac (1 A/div.)
Ia (20 A/div.)
(b)
Fig. 15. Experimental waveforms of the phase a. (a) Ch1: Output current of
VSC1 (Ia1 ), Ch2: Output current of VSC3 (Ia3 ), Ch3: Circulating current
between the VSCs of the high side converter group (IaH,c ), Ch4: Circulating
current between the VSCs of the low side converter group (IaL,c ), (b) Ch1:
Output current of the high side converter group (IaH ), Ch2: Output current
of the low side converter group (IaL ), Ch3: Circulating current between the
high side converter group and the low side converter group (Iac ), Ch4: Line
current (Ia).
addition, it offers the desired inductance to the line current
as well. The magnetic integration in the case of four parallel
interleaved VSCs, connected in a whiffletree configuration is
presented. The converters are divided into a high-side con-
verter group and a low-side converter group. The fundamental
component of the flux in the cell of the high side converter
group is equal to the fundamental component of the flux
in the cell of the low-side converter group. Because of the
unique arrangement of the coils in the proposed inductor, the
fundamental component of the flux of the high-side converter
group completes its path through the limbs of the cells of the
low-side converter group. Therefore, the need of the dedicated
magnetic structure for the return path for the fundamental
flux component is avoided. As a result, 22.4% reduction in
the volume of the core materials and 12.4% reduction in
the volume of the copper can be achieved. The operation
of the proposed system has been discussed and the analysis
is supported through the simulations and the experimental
verification.
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Abstract—The Voltage Source Converters (VSCs) are often
connected in parallel to realize a high current rating. In such
systems, the harmonic quality of the output voltage can be
improved by interleaving the carrier signals of the parallel
VSCs. However, an additional inductive filter is often required to
suppress the circulating current that flows between the parallel
interleaved VSCs. One of the ways to deal with the circulating
current problem is to use the coupled inductors in a whiffletree
configuration. This paper proposes the integration of the line
filter inductor and the circulating current filter inductor in a
single magnetic component for such systems. The fundamental
frequency component of the flux is mostly confined to the
limbs around which the coils are placed, whereas other parts
of the magnetic structure only experiences high frequency flux
excitation. As a result, the integrated inductor can be made
smaller and the power density of the overall converter system
can be increased. The magnetic structure of the integrated
inductor is analyzed and performance is verified by simulation
and experimental studies.
I. INTRODUCTION
In many high power applications, the two-level Voltage
Source Converters (VSCs) are normally connected in parallel
to meet the high current requirement and often share the
common dc-link, as shown in Fig. 1. The Silicon Insulated
Gate Bipolar Transistors (IGBTs) are normally used in high
power applications and they suffer from excessive losses if
the switching frequency is increased beyond a few kHz. Due
to the this limitation, large passive filter components are
generally employed to comply with the stringent power quality
requirements. This lead to the increased cost, size and losses.
Therefore the efforts are being made to reduce the size of these
components. For a given switching frequency, one of the ways
to reduce the filtering requirement is to employ a multi-level
VSC.
For the parallel connected two-level VSCs, multi-level volt-
age waveforms can be achieved by interleaving the carrier
signals. As a result of the interleaved carriers, some of
the harmonic frequency components present in the switched
output voltage of the parallel interleaved legs are phase shifted
with respect to each other [1]–[7]. For the parallel connected
VSCs, the output voltage of a given phase is the average of the
switched output voltages of all parallel VSC legs of that phase.
As a result of the averaging, the contribution of the phase
shifted harmonic frequency components of the individual
switched output voltages is fully or partially canceled in the
resultant voltage [8], which leads to the reduction in the value
of the filter components [9].
When connected to a common dc-link, the circulating
Vdc
Ia3
Ia2
Ia1
Ia4
Ia
Grid
Voltage source
converter Filter
Circulating current
Fig. 1. Parallel voltage source converters with a common dc-link and output
filters.
current flows between the parallel VSCs due to the hardware
and control asymmetries [10], as shown in Fig. 1, where four
VSCs are connected in parallel and shares the same dc-link.
Five-level resultant voltage waveforms for each of the phases
can be achieved by interleaving the carrier signals of these
four parallel VSCs. However, the interleaving of the carrier
signals further aggravates the already existing problem of the
circulating current [7]. This unwanted circulating current in-
creases the losses in both the semiconductor devices and in the
passive components and it should be suppressed. An additional
inductive filter is often required for this purpose. One of the
solutions is to use a Coupled Inductor (CI). The CI can be
designed to provide magnetic coupling between the parallel
interleaved legs of the corresponding phases [1], [11]–[16]. By
choosing a proper value of the magnetic coupling coefficient,
desired value of the inductance can be offered to the circulating
current component. In the case of the four parallel VSCs,
the CIs are often connected in a whiffletree configurations, as
proposed in [1] and reproduced in Fig. 2(b). Such arrangement
requires two distinct inductive component:
1) Line filter inductor (Lf ) for improving the injected line
current quality.
2) CIs for suppressing the circulating current.
Although the interleaved carrier signals leads to the reduction
in the value of the line filter inductor Lf , additional filter
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Fig. 2. Various arrangements of the filters for four parallel interleaved VSCs.
(a) CI with four limb core structure, (b) Whiffletree configuration using the
two limb CIs. The subscript x represents phases x = {a, b, c}.
components (CIs) are often required, as shown in Fig. 2(b).
The volume of these inductive components can be reduced by
integrating both of these functionalities into a single magnetic
component. This paper proposes the magnetic integration of
the line filter inductor Lf and the circulating current filters
(which mainly experiences the switching frequency flux ex-
citation) for a four parallel interleaved VSCs. The VSCs are
divided into two converter groups and the carrier signals of
the VSCs within each group are shifted by 180◦. In addition,
the carrier signals of the VSCs of both the converter groups
are also phase-shifted with respect to each other. Therefore,
the circulating current flows between the VSCs of each of
the converter group as well as between the two converter
groups. The proposed integrated inductor offers desired line
filter inductance Lf and also suppresses the circulating current
between the VSCs within each of the converter groups. The
circulating current between the converter groups is suppressed
using an additional CI (referred to as a CIG).
The paper is organized as follow: The issue of the circulat-
ing current and the overview of the existing filtering solutions
are briefly discussed in Section II. The proposed integrated
inductor is analyzed in Section III. The design equations
of the coupled inductor that are used for circulating current
suppression between the two converter groups are discussed
in Section IV. The volume reduction achieved by the proposed
solution is demonstrated in Section V, by comparing its volume
with that of the state-of-the-art solution. The functionality of
the integrated inductor is verified by performing simulation
and experimental studies and the results are presented in
Section VI.
II. CIRCULATING CURRENT IN A PARALLEL INTERLEAVED
VSCS
The switched output voltages of the parallel legs are phase
shifted with respect to each other due to the interleaved car-
riers. When VSCs are connected to the common dc-link, this
instantaneous potential difference appears across the closed
path and gives rise to the circulating current. In order to
reduce the losses, the circulating should be suppressed to
some acceptable limit. The reduction in the circulating current
can be achieved by introducing sufficiently high inductance in
the circulating current path. The CI is typically used for this
Phase c
Phase b
Phase a
Vdc
2
Vdc
2
Ia1
Ia3 Ia4
Ia2
Ia
CIH CILCIG
x
Lf
a1
a3
o
a2
a4
Fig. 3. Whiffletree configuration for parallel interleaved voltage source
converters [1].
purpose [1], [11]–[16]. It provides magnetic coupling between
the interleaved legs of a particular phase and offers high
inductance to the circulating current, while its effect on the
line current is minimal (considering negligible flux leakage).
The various possible arrangements of the CI for four par-
allel VSCs are shown in Fig. 2. Fig. 2(a) shows the magnetic
structure of the CI with four parallel limbs. This magnetic
structure is asymmetrical (for more than two limbs). The
symmetry can be achieved by using a whiffletree configuration,
as shown in Fig. 2(b). Two limb CI is used as a basic
building block and the system arrangement, such as shown
in Fig. 3, can be realized using it. Two interleaved VSC
legs of a respective phase are magnetically coupled using
the CIH , whereas CIL used to couple remaining two VSC
legs (refer Fig. 3). The magnetic coupling between these two
groups is achieved using the third CI (CIG). One of the main
advantages of the whiffletree configuration is the magnetically
symmetrical structure of all CIs. However, it can only be only
used for the even number of parallel VSCs. The integrated
inductor is proposed for four parallel VSCs, which combines
the functionality of the line filter inductor Lf and the CIH and
the CIL (refer Fig. 2(b)) and it is presented in the following
Section.
III. INTEGRATED INDUCTOR
The system comprises of four parallel VSCs with the
proposed integrated inductor is shown in Fig. 4(a). All four
VSCs share a common dc-link and the carrier signals are
symmetrically interleaved, i.e. the carrier signals are phase
shifted from each other by 90◦. The carrier signals of the
VSC1 and VSC3 are phase shifted by 180◦ from each other
and these two VSCs form the High-Side Converter Group
(HSCG). Similarly, VSC2 and VSC4 forms the Low-Side
Converter Group (LSCG), and use the carrier signals that are
phase shifted from each other by 180◦.
The proposed integrated inductor for such systems is shown
in Fig. 5, where two different core geometries are shown. The
magnetic structure comprises of two cells. The cell is a two
limb CI structure and each limb carries a coil with N number
of turns. Both of these coils in the given cell are wound in the
same direction. The limbs are magnetically coupled to each
other using the top and the bottom yokes.
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Fig. 4. Four parallel interleaved VSCs with the proposed integrated inductor.
(a) System schematic, (b) Equivalent electrical model of the integrated
inductor. The subscript x represents phases x = {a, b, c}
φxH,c
φxH
2 φxH
2
φxL,c
Cell (low-side)
Air gaps
Bridge leg
Coil x4
Bridge leg
Coil x3
Coil x1
Cell
(high-side)
Bridge leg
Air gaps
(a)
A B
C
D
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G
(b)
Fig. 5. Magnetic structures of the proposed integrated inductor. Two different
arrangements of the bridge legs are shown. Based on the direction of the
laminations, one of the arrangement can be used. The subscript x represents
the phase, x = {a, b, c} (a) Suitable for the ferrite cores. It can be also
used when the cells are made from the tape wound core, (b) Suitable for the
laminated cores.
Out of these two cells, one of the cells magnetically couples
the interleaved legs of the respective phases of the HSCG,
whereas the other cell belongs to the LSCG. The input
terminals of the coils of the high-side cell are connected to the
output of VSC1 (x1) and VSC3 (x3) and the output terminals
of these coils are connected together to form the common
output xH . Similarly, the output of VSC2 (x2) and VSC4 (x4)
are connected to the input terminal of the coils of the low-
side cell. Whereas, the other end of the coils are connected
together to form the common output terminal xL. The winding
direction of the coils of the high-side cell is opposite to that
of the coils of the low-side cell. The high-side and the low-
side cells are magnetically coupled to each other using the
bridge legs, as shown in Fig. 5(a). The necessary air gaps
have been inserted between the cells and the bridge legs. The
output terminals of the HSCG and the LSCG are connected
to another CI (CIG), as shown in Fig. 4(a).
l l
y
y
y
y
l l
+−NIa1
+−NIa3
+
−NIa2 +− NIa4
φa1 φa3
φy
φbl φblφa2 φa4
2 g
+
bl
2 g
+
bl
2 g
+
bl
2 g
+
bl
Fig. 6. Simplified reluctance model of the proposed integrated inductor.
A. Magnetic Circuit Analysis
The integrated inductor is analyzed in this sub section. Due
to the phase symmetry, the analysis is presented for one of the
phases, which is denoted by the subscript x. For the brevity,
the permeability of the magnetic material is assumed to be
constant and the leakage flux is neglected. For the system
shown in Fig. 4(a), the voltage across the coil x1 is given as
Vx1xH = Lx1x1
dIx1
dt
+Lx1x2
dIx2
dt
+Lx1x3
dIx3
dt
+Lx1x4
dIx4
dt
(1)
where Lxjxk is the inductance between the jth and the kth
coil of the integrated inductor of phase x and Ixn is the
current flowing through the nth coil of phase x. The simplified
reluctance model of the integrated inductor is shown in Fig. 6.
The reluctance of each of the limbs and the yoke of the cell
are represented by l and y , respectively. The reluctance of
the bridge leg is bl, whereas the reluctance of each of the air
gaps is denoted by g . The magneto-motive force of the coil
is represented as NIxn , where N is the number of turns.
By solving the reluctance network, the flux in each limb
can be obtained as
−→
φ =
1
lR(
1
lA+R
−1)
−→
M (2)
where A is the unit matrix,
−→
φ =
[
φx1 φx2 φx3 φx4
]T
(3)
−→
M =
[
NIx1 −NIx2 NIx3 −NIx4
]T
(4)
R =
⎡
⎢⎢⎢⎣
1
eq − 12 − 11 0
− 12 1eq 0 − 11
− 11 0 1eq − 12
0 − 11 − 12 1eq
⎤
⎥⎥⎥⎦ (5)
where 1 = 2y , 2 = 4g + 2bl, and 1eq = 11 + 12 .
The reluctance of the air gap is very large compared to
the reluctance of the bridge legs (g >> bl). Therefore
2 ≈ 4g . The limbs and the yokes of the cell are made from
the same magnetic material and let 1 to be equal to αl.
The flux linking with each of the coils is obtained by solving
(2) and the inductances between the coils are obtained from
the associated flux linkages. For most of the commercially
available cell structures, the ratio of the window height to
window width varies from 2 to 3. In this case, α can be safely
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assumed to be equal to 1. With α = 1, the inductance values
are obtained as
Lx1x1 = LS =
N2(221 + 131g + 122g)
31(1 + 2g)(1 + 6g)
Lx1x2 = LM1 =
N2(1 + 5g)
3(1 + 2g)(1 + 6g)
Lx1x3 = LM2 = −
N2(21 + 81g + 242g)
61(1 + 2g)(1 + 6g)
Lx1x4 = LM3 =
N2(1 + 8g)
6(1 + 2g)(1 + 6g)
(6)
Substituting these inductance values in (1) yields
Vx1xH = Vx1o − VxHo
= LS
dIx1
dt
+ LM1
dIx2
dt
+ LM2
dIx3
dt
+ LM3
dIx4
dt
(7)
Using the same procedure for the remaining coils, the voltage
across each of the coils are obtained as
−→
Vc = L
d
−→
Ic
dt
(8)
where
−→
Vc =
[
Vx1xH Vx2xL Vx3xH Vx4xL
]T
=
[
Vx1o − VxHo Vx2o − VxLo Vx3o − VxHo Vx4o − VxLo
]T
(9) −→
Ic =
[
Ix1 Ix2 Ix3 Ix4
]T
(10)
and
L =
⎡
⎢⎢⎣
LS LM1 LM2 LM3
LM1 LS LM3 LM2
LM2 LM3 LS LM1
LM3 LM2 LM1 LS
⎤
⎥⎥⎦ (11)
Each of the coil currents has two distinct components
1) Common current component that contributes to the output
current
2) Circulating current component
The sum of the common current component of each of
the VSCs withing the converter group constitutes the output
current of the corresponding converter group. Therefore, the
output currents of the HSCG and the LSCG are
IxH = Ix1 + Ix3
IxL = Ix2 + Ix4
(12)
Assuming equal current sharing between the VSCs, the com-
mon component of each of the VSCs is taken to be the same.
Therefore, the output current of the individual VSCs are given
as
Ix1 =
IxH
2
+ IxH,c
Ix3 =
IxH
2
− IxH,c
Ix2 =
IxL
2
+ IxL,c
Ix4 =
IxL
2
− IxL,c
(13)
−1
0
1
V
x
a
v
g
o
Fig. 7. Voltage waveform of an average voltage Vxavgo, which exhibits five-
level voltage waveforms. The VSCs are modulated using the space vector
modulation with the modulation index m = 0.8. The average voltage is
normalized to half of the dc-link voltage
Vdc
2
.
where IxH,c and IxL,c are the circulating current between the
VSCs of the HSCG and the LSCG, respectively and given as
IxH,c =
Ix1 − Ix3
2
(14)
similarly
IxL,c =
Ix2 − Ix4
2
(15)
The sum of the output currents of the HSCG and the LSCG
constitutes the resultant line current and it is given as
Ix = IxL + IxH (16)
and the circulating current between the high-side and the low-
side converter groups is given as
Ix,c =
IxH − IxL
2
(17)
The circulating current between the HSCG and the LSCG
(Ix,c) is suppressed using the CIG.
B. Inductance Offered by the Integrated Inductor
Using the induced voltages given in (8) and averaging the
switched output voltages of the VSCs of the HSCG gives(Vx1o + Vx3o
2
)− VxHo = (LS + LM22 )d(Ix1 + Ix3)dt
+
(LM1 + LM3
2
)d(Ix2 + Ix4)
dt
(18)
similarly, averaging the switched output voltages of the VSCs
of the LSCG yields(Vx2o + Vx4o
2
)− VxLo = (LM1 + LM32 )d(Ix1 + Ix3)dt
+
(LS + LM2
2
)d(Ix2 + Ix4)
dt
(19)
Using (12) and averaging (18) and (19) yields
Vxavgo − Vxo =
(LS + LM1 + LM2 + LM3
4
)d(IxH + IxL)
dt
(20)
where
Vxavgo =
1
4
4∑
k=1
Vxko (21)
and
Vxo =
VxHo + VxLo
2
(22)
The waveform of the average voltage Vxavgo is shown in Fig.
7. The Vxavgo exhibits five-level voltage waveforms and the
voltage difference of Vxavgo−Vxo appears across the integrated
inductor. The integrated inductor offers desired value of the
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inductance Lf to the line current Ix and it the the voltage
Vxavgo − Vxo along with the Lf determines the ripple content
in the Ix. The dynamic behavior of the Ix can be represented
as
Vxavgo − Vxo = Lf
dIx
dt
(23)
Using (16) and (20), the line filter inductance can be obtained
as
Lf =
LS + LM1 + LM2 + LM3
4
=
N2
4(1 + 2g) =
N2
8g(1 + 12g )
(24)
As g >> 1, the line filter inductance can be approximated
as
Lf =
μ0N
2A
′
g
8lg
(25)
where μ0 is the permeability of the free space, lg is the length
of the air gap, and A
′
g is the effective cross-section area of the
air gap. The effective cross-sectional area of the air gap Ag′
is obtained by evaluating the cross-section area of the air gap
after adding lg to each dimension in the cross-section.
The switched output voltage difference of VSC1 and VSC3
(Vx1o − Vx3o) drives the IaH ,c. Similarly, the behavior of the
IaL,c depends on the difference of the switched output voltages
of VSC2 and VSC4 (Vx2o−Vx4o). Using (8), the difference of
the switched output voltages of the VSC1 and VSC3 (Vx1o −
Vx3o) is obtained as
Vx1o − Vx30 = (Ls − LM2)
d(Ix1 − Ix3)
dt
+ (LM1 − LM3)
d(Ix2 − Ix4)
dt
(26)
Using (6), (26), (14), and (15), the inductance offered to the
circulating currents is given as[
Vx1o − Vx30
Vx2o − Vx40
]
= Lc
d
dt
[
IxH,c
IxL,c
]
(27)
where the circulating current inductance matrix Lc is given as
Lc = 2
[
Ls − LM2 LM1 − LM3
LM1 − LM3 Ls − LM2
]
(28)
where Ls − LM2 = 2N
2
31 and LM1 − LM3 = N
2
36g . Asg >> 1, the circulating current inductance matrix can be
approximated as
Lc ≈ 2
[
2N2
31 0
0 2N
2
31
]
(29)
C. Flux Density Analysis
The integrated inductor combines the functionalities of two
CIs (CIH and CIL) and the line filter inductor Lf . Therefore,
the flux in the magnetic core has distinct components corre-
sponding to these inductances and it is analyzed in this sub
section.
Ts
VSC1
VSC3
T0 T1 T2 T7 T7 T2 T1 T0
T7 T2 T1 T0 T0 T1 T2 T7
Va1o
Va3o
λH,c
Va1o
−Va3o
Fig. 8. Pole voltages of phase a of VSC1 and VSC3 and their difference for
space vector modulation. The modulation index M = 1 and voltage space
vector angle ψ = 45◦. Time To, T1, T2, and T7 are the dwell times of the
corresponding voltage vectors.
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−0.2
0
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N
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H
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)
Fig. 9. Circulating flux component λH,c over a complete fundamental period.
The flux linkage is normalized to VdcTs.
1) Circulating Flux Component: The circulating flux link-
age in the HSCG cell can be obtained as [17], [18]
λxH,c = NφxH,c =
1
2
∫
(Vx1o − Vx3o) dt (30)
where φxH,c is the circulating flux component in the high-side
cell of the integrated inductor. The carrier signals of the VSC1
and VSC3 are interleaved by 180◦ and the corresponding
voltages for a particular switching cycle is shown in Fig. 8. The
VSCs are modulated using the space vector modulation [19].
Due to the change in the dwell time of the voltage vectors
in each sampling interval, the peak value of the λxH,c also
attains different values in each of the sampling intervals, as
shown in Fig. 9. The λxH,c achieves the maximum value for
the voltage space vector angle ψ = 90◦ (and ψ = 270◦), as
shown in Fig. 9 and it is obtained as
λxH,cmax = NφxH,cmax =
Vdc
8fs
(31)
where Vdc is the dc-link voltage, fs is the switching frequency,
and φH,cmax is the maximum value of the circulating flux
component.
For the LSCG, the carrier signals of the VSC2 and the VSC4
are also interleaved by 180◦ and the same analysis can be
applied. The maximum value of the circulating flux component
is also NφxL,cmax = Vdc/8fs.
From the reluctance model, it is evident that the flux in the
yokes of the cell is equal to the resultant component of the
circulating flux component φy = φxH,c = φxL,c . Therefore,
the maximum value of the flux density in the yokes is
Bymax =
Vdc
8NAcyfs
(32)
where Acy is the cross section area of the yoke.
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2) Common Flux Component: The common current com-
ponent of each of the VSCs can be decomposed into:
1) Fundamental frequency component.
2) Major harmonic components at the 4kfs, where k =
1, 2, ..∞.
As the common flux component is replica of the common
current component, the common flux component is also com-
prised of a fundamental frequency component and a ripple
component. The fundamental component of the common flux
component is given as
φr(t) =
μ0NA
′
g
8lg
Ixmax cos(ψ + θ) (33)
Normally the line filter inductance value is selected to limit the
peak-to-peak value of the ripple component of the line current
to the desired value. Let the ratio of the peak-to-peak value
of the ripple component of the line current to the amplitude
of the fundamental component of the line current be ε. For
the space vector modulation, the ripple component attains its
maximum value at the space vector angle of ψ = 0◦. For
unity power factor applications, the fundamental component
is also maximum at the ψ = 0◦. Therefore, the common flux
component also attains its maximum value at the space vector
angle of ψ = 0◦ and it is given as
φrmax = (1 +
ε
2
)
μ0NA
′
g
8lg
Ixmax (34)
where Ixmax is the amplitude of the rated current. The com-
mon component of the flux φr completes its path through
the bridge legs, air gaps and legs of the cells. Therefore, the
maximum value of the flux density in the bridge leg is given
as
Bblmax = (1 +
ε
2
)
μ0NA
′
g
8lgAcbl
Ixmax (35)
where Acbl is the cross section area of the bridge leg.
3) Flux in the limbs of the cells: The flux in the limbs is
the addition of the circulating flux component and the resultant
flux component and it is given as
φl(t) = φr(t) + φxH,c(t) (36)
for the unity power factor applications (θ = 0), the common
component of the flux is maximum for ψ = 0◦, whereas the
circulating flux component φxH,c is minimum at this voltage
space vector angle. Similarly, the φxH,c is maximum at ψ =
90◦ and the common flux component is zero. Therefore, for
the unity power factor applications
φlmax = max(φxH,cmax , φrmax + φxH,c|ψ=0◦ ) (37)
IV. CIRCULATING CURRENT SUPPRESSION BETWEEN THE
TWO CONVERTER GROUPS
The resultant output voltages of both the HSCG and LSCG
are also phase-shifted with respect to each other and the
circulating current flows between them due to these phase-
shifted voltages. Additional CI (CIG) is used to suppress this
current.
The flux linkage in the CIG is given as
Ts
VSC1
VSC3
T0 T1 T2 T7 T7 T2 T1 T0
T7 T2 T1 T0 T0 T1 T2 T7
Va1o
Va3o
Va1o+Va3o
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T0 T1 T2 T7 T7 T2T1 T0T2
T7 T2 T1 T0 T0 T1T2 T2T7
Va2o
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Va2o+Va4o
2
(b)
Va1o+Va3o
2
−Va2o+Va4o
2
λxCIG
(c)
Fig. 10. Voltage waveforms for four parallel interleaved VSCs for the
modulation index M = 1 and space vector angle ψ = 45◦. (a) Pole voltages
of the individual VSCs and their average voltage of the high side converter
group, (b) Pole voltages of the individual VSCs and their average voltage
of the low side converter group, (c) The difference of the average voltages
of the high side converter group and the low side converter group and their
associated flux linkage.
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Fig. 11. Flux linkage of the CIG (λxCIG
) over a complete fundamental
period. The flux linkage is normalized to VdcTs.
NφxCIG =
1
2
∫ (
(
Vx1o + Vx3o
2
)− (Vx2o + Vx4o
2
)
)
dt (38)
The pole voltages of the individual VSCs and their average
voltage for both the HSCG and the LSCG are shown in Fig.
10(a) and 10(b), respectively. The difference in the average
voltages of both the converter groups and flux linkage of the
CIG is shown in Fig. 10(c). The flux linkage behavior over a
fundamental period is also shown in Fig. 11. The flux reversal
in the CIG is 2 × fs and subjected to the half of the dc-link
voltage, which is also evident in Fig. 10(c). The maximum
value of the flux linkage in the CIG is given as
NCIGφCIG,max =
Vdc
32fs
(39)
where NCIG is the number of turns in each of the coils of the
CIG and φCIG,max is the maximum value of the flux in the
CIG. Using (30) and (39), the ratio of the flux linkage in the
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TABLE I
SYSTEM PARAMETERS FOR SIMULATION AND EXPERIMENTAL STUDIES
Parameters Values
Total power S 11 kVA
No. of VSCs 4
Interleaving angle 90◦
DC-link voltage Vdc 650 V
Switching frequency fs 1250 Hz
PWM scheme Space vector modulation
Line filter inductance Lf 2.3 mH (0.05 pu)
CIG to the flux linkage in the CIH (or CIL) is given as
NCIGφCIG,max
NφxH,c
=
1
4
(40)
as it is evident form (40), the size of the CIG is approximately
25% than that of the CIH . The maximum value of the flux
density in the CIG is given as
BCIG,max =
Vdc
32NCIGAcCIG fs
(41)
where AcCIG is the cross section area of the CIG.
V. FINITE ELEMENT ANALYSIS AND COMPARATIVE
EVALUATION
The size reduction achieved by the magnetic integration
is demonstrated by comparing the volume of the proposed
solution with the volume of the magnetic components of the
system proposed in [1], [20] and also shown in Fig. 2(b).
A. Finite Element Analysis
The simplified reluctance model is used for the analysis,
which does not take into account the effects of the flux
leakage. Therefore, (25) gives underestimated value as the total
inductance offered to the line current is given by
Lline = Lf +
Lσ,II
4
+
Lσ,CIG
2
(42)
where Lσ,II and Lσ,CIG are the leakage inductances of the
integrated inductor and the CIG, respectively. On the other
hands, inherent air gap exists in the cell structure due to
the core joints, which tends to decrease the value of the Lf .
Therefore the design equations derived in section IV can be
used to get the parameters for the first design iteration and
Finite Element Analysis (FEA) should be carried out in order
to fine tune those design parameters.
The integrated inductor and the CIG is designed using the
design equations derived in section III and section IV for
the converter system with four parallel VSCs. The system
parameters are given in Table I. Amorphous alloy 2605SA1 is
used for the cells of integrated inductor and for the CIG core,
whereas laminated steel with a lamination thickness of 0.35
mm is used for the bridge legs. The cells of the integrated
inductor are constructed using four blocks. Due to the use of
the laminated cores, the magnetic structure shown in Fig. 5(b)
is used (to avoid large eddy current losses in the core).
The dimensions of the implemented inductors are specified
in Table II. The integrated inductor is assembled using the
TABLE II
DIMENSIONS OF THE IMPLEMENTED INDUCTOR (REFER FIG. 5(B))
Parameters A,B,E,F C D,G lg
Values (mm/mm2) 25 75 85 1.0
(a) (b)
Fig. 12. Pictures of the implemented inductor. (a) Integrated inductor, (b)
Coupled inductor to suppress the circulating current between the high-side
converter group and the low-side converter group (CIG).
(a) (b)
Fig. 13. The flux density distribution in the magnetic core. (a) Phase shifted
components of switched output voltage of the carrier frequency harmonics are
applied across the coils, (b) Coils are excited with the common component
of the current.
core blocks available in the laboratory. The stacking factor
for the amorphous core blocks is taken to be 0.89, whereas it
is assumed to be 0.96 for the laminated steel. The coils are
wound using the AWG 16 enameled copper wire with the cross
section area Acu = 1.31×10−6 m2. Each of the coils has 140
number of turns. The picture of the implemented integrated
inductor is shown in Fig. 12(a).
The finite element analysis has been carried out using An-
sys Maxwell and the flux density distribution in the magnetic
core is shown in Fig. 13. The flux is mainly confined to
the corresponding cells when the coils are excited with the
phase shifted components of switched output voltage of the
carrier frequency harmonics, as shown in Fig. 13(a). On the
other hand, the induced flux of coils of the HSCG cell links
with the coils of the LSCG cell and vice-versa when the coils
are excited with the common component of the current. As a
result, the common component of the flux completes its path
through the bridge legs and the air gaps, as shown in Fig.
13(b).
The inductance values are obtained using the FEA and
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TABLE III
INDUCTANCE VALUES OBTAINED USING THE FINITE ELEMENT ANALYSIS
Inductance Ls Lm1 Lm2 Lm3
Values (mH) 29.6 2.6 -22.3 2.5
TABLE IV
DESIGN PARAMETERS OF THE COUPLED INDUCTOR CIG
Parameters Values
Cross-section area of the core AcCI 4.6× 10−4 m2
Number of turns NCI 53
Cross section area of the conductor Acu 2.62× 10−6 m2 (AWG 13)
they are given as given Table III. The inductance offered to
the line current is then calculated to be 3.1 mH using (24).
The circulating current inductance matrix Lc is calculated as
Lc = 2
[
52 5.1
5.1 52
]
mH (43)
The circulating current between the HSCG and the LSCG
is suppressed using the CIG. The CIG is realized using the
POWERLITE C-cores form the Metglas. Two AMCC16-B
cores are stacked together to achieve core cross-section area
of 4.6× 10−4 m2. The FEA has been carried out for the CIG
and the inductance matrix calculated and it is given as
LCIG =
[
3.5 −3.27
−3.27 3.5
]
mH (44)
Therefore the inductance offered to the line current by the
leakage inductance of the CIG is 0.1 mH and the inductance
offered to the circulating current between the HSCG and the
LSCG is 13.54 mH.
B. Comparative Evaluation
The volume of the different active materials of the proposed
filter arrangement is compared with the volume of the state-
of-the-art solution, shown in Fig. 2(b) for the the system
parameters specified in the Table I. Moreover, the losses in the
magnetic components in both the cases are also compared.
The bridge legs of the integrated inductor and the line filter
inductor in Fig. 2(b) is assumed to be made from the 0.35
mm laminated silicon steel, whereas the amorphous alloys
2605SA1 is considered as a magnetic material for the cells
of the integrated inductor and for the CIH , CIL, and CIG
in Fig. 2(b). As the core losses in the amorphous alloys
2605SA1 is lower compared to the laminated silicon steel,
it is used for cells of the magnetic structures which carry the
switching frequency circulating flux component. However, the
price of the amorphous alloys 2605SA1 is higher compared
to the laminated silicon steel. Therefore to reduce the cost,
laminated silicon steel is used for the bridge legs, which carry
the common flux component with predominant fundamental
frequency component. The design of the CIG that is used to
suppress the current between the HSCG and the LSCG is taken
to be the same in both cases. The flux densities in the cores
and the current density in the coils are taken to be the same
in both the cases.
TABLE V
VOLUME COMPARISON OF THE ACTIVE MATERIALS OF THE MAGNETIC
COMPONENTS IN THE PROPOSED SOLUTION WITH THE STATE-OF-THE-ART
SOLUTION SHOWN IN FIG. 2(B)
Material State-of-the-art Proposed % reduction
Amorphous alloy 2605SA1 1.477 Ltr. 1.221 Ltr. 17.3%
Laminated steel 1.28 Ltr. 0.63 Ltr. 49%
Copper 0.385 Ltr. 0.337 Ltr. 12.4 %
TABLE VI
STEINMETZ PARAMETERS OF THE AMORPHOUS ALLOYS 2605SA1 AND
THE LAMINATED SILICON STEEL
Material ki α β
Amorphous alloy 2605SA1 0.62 1.51 1.74
Laminated steel 0.96 1.55 1.87
1) Volumetric Comparison: The volume of the different
materials in both the cases for all the three phases are given
in Table V. In the filter arrangement shown in Fig. 2(b), the
windings of the line filter inductor carries full line current and
it is completely eliminated in the proposed solution. Therefore,
the designer may choose to increase the number of turns in
the coils of the integrated inductor to reduce the size of the
amorphous alloy. In this comparison, the number of turns in
the integrated inductor is taken to be 10% higher than the
number of turns in the CIH and CIL in the filter arrangement
shown in Fig. 2(b). This results in the 17.3% saving in the
amorphous alloy and 12.4% reduction in copper. Furthermore,
the volume of the laminated steel is reduced by 49% in the
proposed solution.
2) Losses Comparison: The Improved Generalized Stein-
metz Equation (IGSE) [21], [22] is used to calculate the core
losses. The core losses per unit volume is given as
Pfe,v =
1
T
T∫
0
ki|dB(t)
dt
|α(ΔB)β−αdt (45)
where ΔB is the Peak-to-peak value of the flux density.
α, β and ki are the constants determined by the material
characteristics. These constants for both the amorphous alloys
and the laminated silicon steel are given in Table VI. The flux
waveform has major and minor loops and the core losses due
to these loops are evaluated separately.
The copper loss is evaluated by considering the ac resis-
tance of the winding, which takes into account the skin and
proximity effects [23]. The total winding losses are given as
Pcu = Rdc
∞∑
h=1
kphI
2
h (46)
where
kph =
√
hΔ
[ sinh(2√hΔ) + sin(2√hΔ)
cosh(2
√
hΔ)− cos(2√hΔ)
+
2
3
(m2 − 1) sinh(
√
hΔ)− sin(√hΔ)
cosh(
√
hΔ) + cos(
√
hΔ)
] (47)
and Δ = Tc/δ. Rdc is the dc resistance of the coil, m is the
number of layers in the coil, Ih is the hth harmonic component
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TABLE VII
CORE AND COPPER LOSSES COMPARISON. THE LOSSES OF ALL THE
THREE PHASES ARE LISTED.
Item load State-of-the-art Proposed % reduction
Core losses (W)
0.5 pu 35.6 27.3 23%
1 pu 39.8 29 27%
Copper losses (W)
0.5 pu 21.5 15.1 29%
1 pu 76.3 55.8 26%
of the leg current. Tc is the thickness of the coil and δ is the
skin depth.
The core and the copper losses of the proposed integrated
inductor are evaluated and the total losses of all the three
integrated inductor (for three phase system) are given in Table
VII. The inductor losses in the case of the state-of-the-art
solution are also evaluated at the 50% of the rated load and
100% of the rated load conditions. The losses in the integrated
inductor are low compared to the state-of-the-art solution at
both the loading conditions. The total losses in the integrated
inductors at the rated load conditions are 84.8 W, compared to
the 116.1 W in the case of the state-of-the-art solutions (27%
reduction). The worst case losses in one integrated inductor is
28.2 W (84.8/3 W), out of which 18.6 W is the total copper
losses in all the four coils. Since the coils are exposed to the
ambient air, the generated heat can be easily dissipated through
natural convection.
VI. SIMULATION AND THE EXPERIMENTAL RESULTS
The simulation and the experimental results for the four
parallel interleaved VSCs are presented in this section for the
system parameters specified in Table I.
A. Simulation Results
The time domain simulation has been carried out using
PLECS, where the simplified model of the integrated inductor,
shown in Fig. 6, has been implemented using the permeance-
capacitance analogy. The simulated flux density waveforms in
the various parts of the magnetic structure of the integrated
inductor and the CIG are shown in Fig. 14 and Fig. 15,
respectively. Fig. 14(a), shows the flux density waveform in the
limb of the cell, which is a vector addition of the common flux
component and the circulating flux component. The circulating
flux is confined to the cell and therefore the flux in the yoke
has a switching frequency component as a major harmonic
component, which is shown in Fig. 14(b). The common flux
component flows out of the cell and completes its path through
the air gaps and the bridge leg, as shown in Fig. 14(c). Due
to the magnetic integration, the common flux component of
the cell of the HSCG completes its path through the limbs of
the cell of the LSCG and vice-versa. As a result, a dedicated
return path is avoided. Moreover, for the unity power factor
applications, the common flux component is maximum when
the circulating flux component is minimum and vice-versa as
shown in Fig. 14. As the flux in the limb is the addition of
these two components, the cross section area of the limb can be
made smaller compared to the individual inductor case. This
leads to substantial reduction of the volume of the integrated
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Fig. 14. Simulation results at rated operating conditions. (a) Flux density in
the limb of the cell of the integrated inductor, (b) Flux density in yoke of the
cell, (c) Flux density in the bridge leg.
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Fig. 15. Simulation results. (a) Flux density waveform in the coupled inductor
that is used to suppress the circulating current between the high side and the
low side converter group.
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Fig. 16. Simulated current waveforms at rated operating conditions. (a)
Circulating current between the VSCs of the high side converter group IaH,c ,
(b) Circulating current between the VSCs of the low side converter group
IaL,c , (c) Circulating current between the high side converter group and the
low side converter group Ia,c.
inductor.
The circulating current between the HSCG and the LSCG is
suppressed using the CIG. The CIG is subjected to half of the
dc-link voltage and the flux has a major harmonic component
at the 2nd carrier harmonic component. The flux density in
the CIG is shown in Fig. 15, which demonstrates that the flux
reversal takes place at twice the switching frequency.
The simulated circulating currents between the VSCs of
the HSCG and between the VSCs of the LSCG are shown
in Fig. 16(a) and Fig. 16(b), respectively. The integrated
inductor offers high inductance to the circulating currents and
suppresses them effectively. The additional CIG is also very
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Fig. 17. Simulated current waveforms of phase a at rated operating conditions.
(a) Output current VSC1 (Ia1 ), (b) Output current VSC3 (Ia3 ), (c) Resultant
current of the high side converter group (IaH ), (d) Line current Ia.
Ia1 (5 A/div.)
Ia2 (5 A/div.)
Ia3 (5 A/div.)
Ia4 (5 A/div.)
Fig. 18. Experimental waveforms of the phase a of the output current of the
individual VSCs. (a) Ch1: Output current of VSC1 (Ia1 ), Ch2: Output current
of VSC2 (Ia2 ), Ch3: Output current of VSC3 (Ia3 ), Ch4: Output current of
VSC4 (Ia4 ).
effective in suppressing the circulating current between the
HSCG and the LSCG, as shown in Fig. 16(c).
The simulated currents of phase a are shown in Fig.
17. The output current of the VSCs of the HSCG are only
shown. However, the output current of the VSCs of the LSCG
also demonstrates similar current waveform quality. The line
current is shown in Fig. 17(d), which has a very small ripple
component. This demonstrates effective line current filtering
functionality of the integrated inductor.
B. Experimental Results
The experimental results were obtained for the system
specified in Table I. Four VSCs were connected in paral-
lel. The carrier signals of these parallel connected VSCs
were interleaved by an interleaving angle of 90◦. The VSCs
2× IaH,c (5 A/div.)
2× IaL,c (5 A/div.)
IaH (5 A/div.)
IaL (5 A/div.)
Fig. 19. Experimental waveforms of the phase a. (a) Ch1: Circulating current
between the VSCs of the high-side converter group (2× IaH,c ), Ch2: Output
current of the high-side converter group (IaH ), Ch3: Circulating current
between the VSCs of the low-side converter group (2× IaL,c ), Ch4: Output
current of the low-side converter group (IaL ).
2× Ia,c (2.5 A/div.)
Ib (10 A/div.) Ia (10 A/div.) Ic (10 A/div.)
Fig. 20. Experimental waveforms. (a) Ch1: Circulating current between the
high-side converter group and the low-side converter group (2× Ia,c), Ch2:
Resultant line current of phase a (Ia), Ch3: Resultant line current of phase
b (Ib), Ch4: Resultant line current of phase c (Ic).
were modulated using the space vector modulation, using
TMS320F28346 floating-point digital signal processor. The
dc-link was connected to the dc power supply and the ac-
side is connected to the three-phase resistive load of 13.33 Ω.
The output current of phase a of the individual VSCs of both
the HSCG and the LSCG is shown in Fig. 18. The individual
VSCs are operated with the switching frequency of 1.25 kHz,
and the switched output voltages of the individual VSCs
has a major harmonic component at the carrier frequency
harmonics. Due to the interleaved carrier signals, these voltage
components are phase shifted and appears across the closed
path formed due to the interleaved operation and the common
dc-link. The integrated inductor offers the circulating current
inductance to these voltage components. As it is evident from
Fig. 19, the circulating current between the VSCs of the HSCG
(as well as between the VSCs of the LSCG) is suppressed
very effectively. This shows that the integrated inductor offers
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high inductance to the phase shifted voltage components and
effectively suppresses the circulating current.
The output current of both the HSCG and the LSCG
along with their circulating currents are shown in Fig. 19.
The measured peak value of the circulating current between
the VSCs of the HSCG is 0.8 A, which is around 13% of
the amplitude of the output current of the individual VSCs.
The circulating current between the HSCG and the LSCG is
effectively suppressed by the CIG, as it is evident from Fig. 20.
The resultant line current of all the three phases are also shown
in Fig. 20. The integrated inductor also offers the desired
inductance to the resultant line current, which demonstrates the
line current filtering functionality of the integrated inductor.
VII. CONCLUSION
An integrated inductor for the parallel interleaved VSCs
connected in a whiffletree configuration is proposed in this pa-
per. The proposed integrated inductor suppresses the circulat-
ing current between the parallel interleaved VSCs. In addition,
it offers the desired inductance to the line current as well. The
converters are divided into a high-side converter group and a
low-side converter group. The fundamental component of the
flux in the cell of the high side converter group is equal to the
fundamental component of the flux in the cell of the low-side
converter group. Because of the unique arrangement of the
coils in the proposed inductor, the fundamental component of
the flux of the high-side converter group completes its path
through the limbs of the cells of the low-side converter group.
Therefore, the dedicated magnetic structure for the return path
for the fundamental flux component is avoided. Moreover, the
magnetic integration also leads to substantial size reduction
of the limbs. As a result, compared to the state-of-the-art
solution, 49% reduction in the volume of the laminated silicon
steel, 17.3% reduction in the volume of the amorphous alloy,
and 12.4% reduction in the volume of the copper can be
achieved for the system parameters considered in this paper.
The operation of the proposed system has been discussed
and the losses are analyzed. The analysis is supported by the
simulations and the experimental results.
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Dual Converter Fed Open-End Transformer
Topology with Parallel Converters and Integrated
Magnetics
Ghanshyamsinh Gohil, Student Member, IEEE, Lorand Bede, Student Member, IEEE, Remus
Teodorescu, Fellow, IEEE, Tamas Kerekes, Senior Member, IEEE, and Frede Blaabjerg, Fellow, IEEE
Abstract—A converter system for high power applica-
tions, connected to a medium-voltage network using a step-
up transformer, is presented in this paper. The converter-
side winding of the transformer is configured as an open-
end and both the ends of the windings are fed from two dif-
ferent converter groups. Each converter group comprises
of two parallel Voltage Source Converters (VSCs), whose
carrier signals are interleaved to improve the harmonic
quality of the resultant switched output voltage of that con-
verter group. However, an additional inductive component
is required to suppress the circulating current that flows
between the parallel interleaved VSCs. An integrated induc-
tor is proposed which suppresses the circulating current
in both the converter groups. In addition, the functionality
of the line filter inductor is also integrated. Flux in various
parts of the integrated inductor is analyzed and a design
procedure is also described. The volume and the losses
of the proposed solution are compared with that of the
state-of-art solution. The control of the proposed converter
system is also discussed. The analysis has been verified by
the simulation and experimental results.
Index Terms—Voltage source converters (VSC), parallel,
interleaving, dual converter, open-end transformer, wind
power, integrated inductor, magnetic integration, wind en-
ergy conversion system
NOMENCLATURE−→
φ Vector representing the flux linkage.−→
Ic Vector representing the circulating current.−→
Ir Vector representing the resultant current.−→
I Vector representing the leg currents of phase x.−→
Vp Switched output voltage vector.−→
Vv Voltage vector, representing the potential of the com-
mon points of the HSCG and the LSCG.−→
V Coil voltage vector.
Lc Circulating current inductance matrix.
μ0 Permeability of the air.−→
V ∗H Reference voltage space vector for HSCG.−→
V ∗L Reference voltage space vector for LSCG.
φblmax Maximum value of the flux in the bridge legs.
φlmax Maximum value of the flux in the limbs.
Manuscript received August 3, 2015; revised December 09, 2015 and
February 04, 2016; accepted March 08, 2016. This work was supported
by the Innovation Foundation Denmark through the Intelligent Efficient
Power Electronics (IEPE) technology platform.
The authors are with the Department of Energy Technology, Aalborg
University, 9220 Aalborg East, Denmark (e-mail: gvg@et.aau.dk).
φx,k Total flux linking k coil of phase x.
φxby Flux in a bottom yoke.
φxcy Flux in a common yoke.
φxk,cmax Maximum value of the circulating flux component.
φxk,c Circulating flux component that links with the kth coil
of phase x.
φxk,f Fundamental frequency component of the flux that
links with the kth coil of phase x.
φxty Flux in a top yoke.
φymax Maximum value of the flux in top and bottom yokes.
ψH Reference voltage space vector angle for HSCG.
ψL Reference voltage space vector angle for LSCG.
ψmax voltage space vector angle for which the circulating
flux component achieves its maximum value.
l Reluctance of a limb.
y Reluctance of the top, bottom, and common yoke.
bl Reluctance of a bridge leg.
g′1 Equivalent reluctance of an air gap g1.g′2 Equivalent reluctance of an air gap g2.
θ Displacement power factor angle.
A
′
g Effective cross-section area of the air gap.
Aw Window area.
Acl Cross section area of limb.
Acu Cross section area of the coil conductor.
Bml Permissible value of the flux density in the limb.
Bmy Permissible value of the flux density in the yoke.
Bmbl Permissible value of the flux density in the bridge leg.
Cd Damping capacitor.
Cf Shunt capacitive branch of the LCL filter.
Ir Rated current.
Ix Resultant line current.
IxH Resultant line current of the high-side converter group.
Ixk Leg current of phase x of the k VSC.
IxL Resultant line current of the low-side converter group.
IxH,c Circulating current between the parallel interleaved
VSCs of the high-side converter group.
IxL,c Circulating current between the parallel interleaved
VSCs of the low-side converter group.
J Current density.
Ks Stacking Factor.
Kw Window utilization factor.
Lc Circulating current inductance.
Lf Line filter inductance.
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Lg Grid-side inductor of the LCL filter.
lg1 Air gap length between the cell and the bridge leg.
lg2 Length of the air gap in the cell structure.
M Modulation index, defined as the ratio of the peak of
the reference signal to the half of the dc-link voltage.
N Number of turns.
Rd Damping resistor.
S VA rating of the converter.
Ts Switching interval.
Vx Resultant phase voltage.
Vx́HoH Resultant voltage of high-side converter group.
Vx́LoL Resultant voltage of low-side converter group.
Vph Rated phase voltage.
VxkoH Switched output voltage of phase x of k
th VSC with
respect to the oH .
VxkoL Switched output voltage of phase x of k
th VSC with
respect to the oL.
Vxs Resultant switched output voltage of phase x.
VxC,f Voltage across the filter capacitor.
x Subscript, which represents phases a, b, and c.
I. INTRODUCTION
FOR the high power applications, the current can be re-duced by using a medium voltage converter. A three-level
neutral point diode clamped (3L-NPC) topology is commonly
used [1]. However, an extra control efforts are required to
balance the dc-link capacitor voltage [2]. Moreover, the semi-
conductor loss distribution is unequal [3] and this may lead to
the de-rating of the Voltage Source Converter (VSC) [4]. On
the other hand, the two-level VSC is used extensively in many
industrial applications due to its simple power circuitry and
proven technology. Therefore, it is highly desirable to realize
the medium voltage converter system using the standard two-
level VSC.
Many grid-connected applications use transformer between
the converter system and the grid for matching the voltage
levels. Also in some applications, the grid codes demand
galvanic isolation. In such systems, the primary winding can
be configured as an open-end winding and can be fed from
both the ends using two-level VSCs [5]. The number of levels
in the output voltage is same as that of the 3L-NPC and each
of the two-level VSC operates with the half of the dc-link
voltage than that of the 3L-NPC. However, common-mode
(CM) circulating current flows through the closed path if both
the VSCs are connected to the common dc-link. But in many
applications, isolated dc-links can be readily derived from the
source itself and such extra measures for the CM circulating
current suppression may not be required. For example, the
isolated dc-links can be obtained in
1) PhotoVoltaic (PV) systems by dividing the total number
of arrays into two groups to form separate dc-links [5].
2) Wind Energy Conversion System (WECS): isolated dc-
links can be obtained using the dual stator-winding gen-
erator [6].
Therefore, the analysis presented in this paper is mainly
focused on the dual converter fed open-end transformer
topology with two separate dc-links.
Phase c
Phase b
Phase a
High-side
converter
group
Low-side
converter
group
Integrated
inductor
VdcH
2
VdcH
2
VdcL
2
VdcL
2Ia1
Ia3 Ia4
Ia2
IaH IaL
Ia,g
a1
a3
oH oL
Cf
aH aL
a2
a4
MV Grid
PCC
Fig. 1. System configuration of the dual converter fed open-end winding
transformer topology with two separate dc-links.
In a dual converter fed open-end transformer topology,
each VSC has to process the rated current. In many high
power applications, single two-level VSC may not be able to
supply the rated current. To overcome this problem, parallel
connection of the two-level VSCs in each of the converter
groups of the open-end transformer topology is proposed, as
shown in Fig. 1. In this way, both the voltage and the current
handling capability of the converter can be increased.
Another issue in the high power converter is the limited
switching frequency capability of the semiconductor devices
[7]. Therefore, large filter components are generally employed
in order to comply with the stringent power quality require-
ments imposed by the utility [8]. This leads to the increased
cost, size and losses. The size of the filter components can
be reduced by improving the harmonic quality of the output
voltage of each of the converter groups by interleaving the
carrier signals of the parallel connected VSCs [9], [10].
However, circulating current is generated between the parallel
VSCs due to hardware and control asymmetries and carrier
interleaving further aggravates this problem. This unwanted
circulating current increases the stress on the semiconductor
switches, causes additional losses and it should be suppressed.
The circulating current between the parallel VSCs can
be suppressed by providing magnetic coupling between the
parallel interleaved legs of the corresponding phases [11], [12].
Therefore, in addition to a line filter inductor, a circulating
current filter inductor is also required. The size of these
inductors can be significantly reduced by integrating them
into a single magnetic component [13]–[16]. A magnetic
integration of both the circulating filter inductor and the line
filter inductor of both the converter groups is presented in this
paper and the design methodology is also described. The paper
is organized as follows: the system is described in Section II.
The integrated inductor is analyzed in Section III. The design
of the integrated inductor is illustrated in Section IV. The
control scheme and the comparative evaluation is presented in
Section V. Section VI summarizes the simulation and hardware
results.
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TABLE I
PHASE SHIFT BETWEEN THE CARRIER SIGNALS
Converter VSC1 VSC2 VSC3 VSC4
Phase shift 0◦ 90◦ 180◦ 270◦
−−→
VH1
−−→
VH2
−−→
VH3
−−→
VH4
−−→
VH5
−−→
VH6
−→
V ∗H
ψH
(a)
−−→
VL1
−−→
VL2
−−→
VL3
−−→
VL4
−−→
VL5
−−→
VL6
−→
V ∗L
ψL
(b)
Fig. 2. Reference voltage space vector and its formation by the geomet-
rical summation. (a) Reference voltage space vector for the VSCs of the
high-side converter group, (b) Reference voltage space vector for the
VSCs of the low-side converter group. The voltage space vector angle
of the low-side converter group ψL = 180◦ + ψH .
II. SYSTEM DESCRIPTION
A dual converter fed open-end winding transformer topol-
ogy with two separate dc-links is shown in Fig. 1. Four two-
level three phase VSCs are used. Out of these four VSCs,
VSC1 and VSC3 are connected in parallel and share the same
dc-link. The carrier signals of these two parallel two-level
VSCs are interleaved. As a result, three-level resultant voltage
waveforms can be achieved [10], [13]. Therefore, the parallel
connection of the VSC1 and the VSC3 can be treated as a
single three-level converter and referred to as a High-Side
Converter Group (HSCG). Similarly, the parallel connection
of the VSC2 and VSC4 forms another converter group, which
is referred to as a Low-Side Converter Group (LSCG). The
low-voltage side of the transformer winding is configured as
an open-end and fed from both the ends using the HSCG and
the LSCG.
The carrier signals of the parallel connected VSCs are
symmetrical interleaved and the phase shift between the carrier
signals is given in Table I. Due to the carrier interleaving, the
switched output voltages of the respective phases of both the
VSCs are also phase shifted and yield three-level resultant
voltage waveform. However, the instantaneous potential dif-
ference appears across the close path when the carrier signals
are interleaved. This potential difference could drive large
circulating current between the parallel VSCs due to the use
of the common dc-link. This leads to the increase in the
stress and the losses of the semiconductor devices and the
passive components. Therefore, it is important to suppress the
circulating current to some acceptable value to realize the full
potential of the carrier interleaving.
A. Modulation
The reference voltage space vectors of both the HSCG
and the LSCG have the same magnitude. However, the re-
spective voltage space vector angles (ψH and ψL) have a
phase difference of 180◦, as shown in Fig. 2. VSCs in both
the converter groups are modulated using the 60◦ clamp
−0.4−0.2
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V
x
s
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−1−0.5
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0.5
1
V
a
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b
s
(c)
Fig. 3. Switched voltages with the modulation index M = 1 and
the switching frequency of 750 Hz, These voltages are normalized to
(VdcH + VdcL )/2. (a) Resultant switched output voltage of the high-side
converter group, (b) Resultant switched output voltage, (c) Resultant line
to line voltage Vasbs .
discontinuous PWM (DPWM1) scheme [17]. As most of the
grid-connected renewable energy systems operate with the
power factor close to one, the switching losses can be reduced
upto 50% compared to that of the continuous space vector
modulation [18] using the DPWM1.
B. Harmonic Quality Assessment
For the parallel interleaved VSCs, the resultant switch
output voltage of a given phase is the average of the individual
switched output voltages of the parallel interleaved legs of that
phase and for the HSCG, it is given as
Vx́HoH =
Vx1oH + Vx3oH
2
(1)
Similarly, the resultant output voltage of the LSCG is given
as
Vx́LoL =
Vx2oL + Vx4oL
2
(2)
The simulated resultant voltage waveform of the HSCG over
a fundamental period is shown in Fig. 3(a), which exhibits
three-level voltage waveforms. The closed form theoretical
harmonic solution for resultant voltage for asymmetrical reg-
ular sampled DPWM1 is derived in [10] and it is used to
obtain the harmonic spectra of the resultant voltage of both
the converter groups. As a result of the interleaved carrier
signals, the magnitude of odd multiple of the carrier frequency
harmonic and their side band is considerably reduced in the
Vx́HoH .
The resultant switched output voltage Vxs is the difference
of the resultant switched output voltages of the HSCG and the
LSCG and it is given as
Vxs = Vx́HoH − Vx́LoL (3)
The simulated waveform of the resultant switched output
voltage of phase a (Vas ) over a fundamental period is shown
in Fig. 3(b). The Vas has a multi-level voltage waveform
and the major harmonic component appears at the 4th carrier
harmonic frequency component. The resultant switched output
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Bridge legs
Bridge legs
Fig. 4. Physical layout of the proposed integrated inductor.
voltage has significant triplen baseband harmonic component.
However, due to the three-wire system and isolated dc-links,
these voltage components do not generate any triplen harmonic
frequency current. The resultant line-to-line voltage, which
determines the quality of the output current is also shown in
Fig. 3(c).
III. INTEGRATED INDUCTOR
The switched output voltage exhibits five-level voltage
waveform as discussed in section II. However, the circulating
current flows between the parallel interleaved VSCs of the
HSCG ( as well as between the VSCs of the LSCG). The in-
tegrated inductor suppresses these circulating currents. More-
over, the integrated inductor also combines the functionalities
of the converter-side inductor Lf of the LCL filter (which is
required to achieve desired harmonic quality of the injected
line current). The magnetic structure and the analysis of the
integrated inductor is presented in this section.
A. Magnetic Structure of Integrated Inductor
The physical layout of the proposed integrated inductor is
shown in Fig. 4. The magnetic core is composed of three
identical cells for each of the phases of the three-phase system.
Each cell has two limbs and these limbs are magnetically
coupled to each other using the top, the common, and the
bottom yokes. This arrangement forms two windows in each
of the cells. Top window provides the space to receive the
coils corresponding to the HSCG (coils x1 and x3). Similarly,
the coils of the LSCG are also placed around the limbs
and accommodated in the bottom window area of the cell,
as shown in Fig. 4. The cells of all the three phases are
magnetically coupled to each other using the bridge legs.
Necessary air gaps (g1 as shown in Fig. 5) are introduced
between the cells and the bridge legs in order to provide
energy storage to achieve the desired value of the converter-
side inductor Lf . Similarly small air gaps (g2 as shown in Fig.
5) are also provided in the cell structure to obtain the desired
value of the circulating current inductance.
The starting terminals of both the coils of phase x, housed
in the top window, are connected to the output terminals of
phase x of the VSCs of the HSCG (x1 and x3), whereas the
ending terminals are connected together to form the common
connection point xH , as shown in Fig. 5. Similarly, the output
a1
a3
aH
a3
a4
aL
air gap g1
air gap g2
Ia1
Ia3
IaH
Ia2
Ia4
IaL
Fig. 5. Magnetic core structure of the integrated inductor. The flux paths
are illustrated when the coils of phase a are excited.
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Fig. 6. Simplified reluctance model of the integrated inductor.
terminals of the phase x of the VSCs of the LSCG (x2 and x4)
are connected to the starting terminals of the coils housed in
the bottom window and ending terminals are connected to the
common point xL. Both of the coils of the particular converter
group are wound in the same direction. However, the direction
of the coils of the HSCG cell is opposite to the direction of
the coils of the LSCG cell, as shown in Fig. 5.
B. Flux Linking with the Coils
The simplified reluctance model of the proposed inductor
is shown in Fig. 6. The permeability of the magnetic material
is assumed to be constant and the effect of the leakage flux
is neglected. The analysis is presented for one of the phases.
By solving the reluctance model, the flux linking with each of
the coils is given as
φx1 =
L1
N
(Ix1 + Ix3)+
L2
2N
(Ix1 − Ix3)−
L3
2N
(Ix2 − Ix4) (4)
φx2 = −
L1
N
(Ix2+Ix4)−
L2
2N
(Ix2−Ix4)+
L3
2N
(Ix1−Ix3) (5)
φx3 =
L1
N
(Ix1 + Ix3)−
L2
2N
(Ix1 − Ix3)+
L3
2N
(Ix2 − Ix4) (6)
φx4 = −
L1
N
(Ix2+Ix4)+
L2
2N
(Ix2−Ix4)−
L3
2N
(Ix1−Ix3) (7)
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where
L1 =
N2
2L + 2bl + 2g′1
(8)
L2 =
4N2(L + y)
(2L + y)(2L + 3y) (9)
L3 =
2N2y
(2L + y)(2L + 3y) (10)
RL is the sum of the reluctance of the limb and the reluctance
of the air gap g2 and it is given as RL = Rl + g′2 .
The flux in the top and the bottom yokes of the cell are
given as
φxty =
L2
2N
(Ix1 − Ix3)−
L3
2N
(Ix2 − Ix4) (11)
φxby =
L2
2N
(Ix2 − Ix4)−
L3
2N
(Ix1 − Ix3) (12)
and flux in the common yoke is:
φxcy =
N
2l + 3y (−Ix1 − Ix2 + Ix3 + Ix4) (13)
From the fluxes, the voltage across each of the coils can
be obtained as
−→
V =
−→
Vp −−→Vv = N d
dt
−→
φ (14)
where
−→
V ,
−→
Vp and
−→
Vv are the voltage vectors and they are
represented as
−→
V =
[
Vx1xH Vx2xL Vx3xH Vx4xL
]T
(15)
−→
Vp =
[
Vx1oH Vx2oL Vx3oH Vx4oL
]T
(16)
−→
Vv =
[
VxHoH VxLoL VxHoH VxLoL
]T
(17)
−→
φ =
[
φx1 φx2 φx3 φx4
]T
(18)
C. Line Filter Inductor and Circulating Current Inductor
The leg currents Ixk has two components:
1) Resultant line current component (comprises of funda-
mental frequency component and small ripple current
component).
2) Circulating current component.
Assuming equal current sharing between the parallel con-
nected VSCs, the leg current vector can be decomposed as
−→
I =
−→
Ir +
−→
Ic (19)
where −→
I =
[
Ix1 Ix2 Ix3 Ix4
]T
(20)
−→
Ir =
[
IxH
2
IxL
2
IxH
2
IxL
2
]T
(21)
−→
Ic =
[
IxH,c IxL,c −IxH,c −IxL,c
]T
(22)
where the resultant current components are
IxH = Ix1 + Ix3 , IxL = Ix2 + Ix4 (23)
Integrated inductor Step-up transformer
Transformer leakage
Vx1oH Ix1
coil x1
Vx3oH Ix3
coil x3
Vx2oL Ix2
coil x2
Vx4oL Ix4
coil x4
oL
oH
Cf
Cd
Rd
Lg/2
Lg/2
x1
x3
x2
x4
xH
xL
IxH
IxL
Ix,g
Self inductance Ls = L1 +
L2
2 , Lx1x3 = Lx2x4 = L1 −
L2
2
Lx1x2 = Lx1x4 = Lx3x2 = Lx3x4 =
L3
2
Fig. 7. Electrical equivalent circuit of the integrated inductor.
and circulating current components are given as
IxH,c =
Ix1 − Ix3
2
and IxL,c =
Ix2 − Ix4
2
(24)
Using (14), the voltages across the coil x1 and x3 are obtained
and substituting the leg currents in these equation yield
Vx1oH − VxHoH = L1
dIxH
dt
+ L2
dIxH,c
dt
− L3
dIxL,c
dt
(25)
Vx3oH − VxHoH = L1
dIxH
dt
− L2
dIxH,c
dt
+ L3
dIxL,c
dt
(26)
Averaging the voltages across the coils of the HSCG (25) and
(26) yields
Vx́HoH − VxHoH = L1
dIxH
dt
(27)
where Vx́HoH is the average value of the switched output
voltages of the HSCG, as given in (1). Similarly, the voltages
across the coils x2 and x4 are given as
Vx2oL − VxLoL = −L1
dIxL
dt
− L2
dIxL,c
dt
+ L3
dIxH,c
dt
(28)
Vx4oL − VxLoL = −L1
dIxL
dt
+ L2
dIxL,c
dt
− L3
dIxH,c
dt
(29)
and averaging the voltage across the coils of the LSCG gives
Vx́LoL − VxLoL = L1
dIxL
dt
(30)
where Vx́LoL is the average value of the switched output
voltage of the LSCG, as given by (2).
The electrical equivalent circuit of the integrated inductor
is derived and it is shown in Fig. 7. For the open-end trans-
former topology, the resultant line current Ix = IxH = −IxL .
Substituting this in (27) and (30) give
Vxs − VxC,f = 2L1
dIx
dt
(31)
where Vxs is the resultant switched voltage and and VxC,f is
the voltage across the line filter capacitor Cf and given as
Vxs =
(Vx1oH + Vx3oH
2
)− (Vx2oL + Vx4oL
2
)
(32)
and
VxC,f = VxHoH − VxLoL (33)
Since two separate dc-links are employed, the common
mode circulating current between the HSCG and the LSCG
is zero and IxH and IxL only have the differential current
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components. Therefore, using (31), the line filter inductance
Lf is given as
Lf =
2N2
2l + 2bl + 2g′1 + 2g′2
= μ0N
2
(Ag′1
lg1
+
A
g
′
2
lg2
)
(34)
where Ag′1
and Ag′2
are the effective cross-section area of
an air gaps g1 and g2, respectively and it can be obtained by
evaluating the cross-section area of the air gap after adding
length of the air gap to each dimension in the cross-section.
For the parallel interleaved VSCs, the switched output
voltages of the parallel interleaved legs are phase shifted and
the difference of these voltages drives the circulating current.
Using (25) and (26), the difference of the switched output
voltages of the parallel VSCs of the HSCG is given as
Vx1oH − Vx3oH = 2L2
dIxH,c
dt
− 2L3
dIxL,c
dt
(35)
similarly, subtracting (29) from (28) yields
Vx2oL − Vx4oL = 2L3
dIxH,c
dt
− 2L2
dIxL,c
dt
(36)
Using (35) and (36), the circulating currents are described as[
Vx1oH − Vx3oH
Vx2oL − Vx4oL
]
= Lc
d
dt
[
IxH,c
IxL,c
]
(37)
where Lc is the circulating current inductance matrix and
given as
Lc =
[
2L2 −2L3
−2L3 2L2
]
(38)
The value of Lc should be chosen to limit the circulating
current to some acceptable limits.
IV. DESIGN METHODOLOGY
The design equations for the integrated inductor are derived
in this section. The design methodology is also illustrated by
carrying out the design of the integrated inductor for a 12 MW,
3.3 kV Wind Energy Conversion System (WECS).
A. Design Equations
The flux linking with each of the coils can be decomposed
into three categories:
1) Fundamental frequency flux component.
2) Ripple component of the flux with dominant component
at 4th carrier frequency harmonic.
3) Circulating flux with dominant component at 1st carrier
frequency harmonic.
The ripple component of the flux is very small compared to
the fundamental frequency component and the circulating flux
component. Therefore, the effect of the ripple component is
neglected in the design.
1) Fundamental Frequency Flux Component φxk,f : Using
(4), the fundamental component of the flux linking with the
coil is given as
φak,f (t) =
LfS
3
√
2NVph
cos(ψ − θ) (39)
φak,f attains its maximum value for the space vector angle
ψ = θ.
Ts
VSC1
VSC3
λH
T0 T3 T2 T2 T3 T0
T2 T3 T0 T0 T3 T2
dλH
dt
VSC2 T5 T5 T6 T7 T7 T6
λL
VSC4 T5 T5T6 T7 T7 T6
dλL
dt
d(λH+λL)
dt
λH + λL
Fig. 8. The switching sequences and switched output voltage difference
of the HSCG and the LSCG for phase a for M = 1 and ψH = 84.7◦.
2) Circulating Flux Component φxk,c : From (4) and (6),
the circulating flux components that links with the coils of the
HSCG are obtained as
φa1,c(t) = −φa3,c(t) =
L2
N
IaH,c −
L3
N
IaL,c (40)
By obtaining the values of the IaH,c and IaL,c from (37) and
substituting in (40) yields
φa1,c(t) = −φa3,c(t) =
λH(t)
2N
(41)
where
λH(t) =
∫
(Va1oH − Va3oH )dt (42)
Similarly, the circulating flux component that links with the
coils of the LSCG are obtained as
φa2,c(t) =
1
2N
∫
(Va2oL − Va4oL)dt =
λL(t)
2N
(43)
The analysis of the variation of the λH(t) with the modulation
index M and the space vector angle ψ is presented in [19],
[20]. The peak value of the λH(t) is different in every
sampling interval due to the change in the dwell times of
the voltage vector. Let the maximum value out of these peak
values is λHmax and it is given as
λHmax =
{ √
3M
4 VdcHTs, 0 ≤ M < 1/
√
3
1
4VdcHTs, 1/
√
3 ≤ M < 2/√3 (44)
For the grid connected applications, the modulation index M
varies in a small range close to one. Therefore, the maximum
value of the circulating flux component is given as
φa1,cmax =
VdcHTs
8N
(45)
The φa1,c(t) achieves φa1,cmax value at the space vector angle
ψmax, as shown in Fig. 8 and ψmax is given as
ψmax = 120
◦ − arcsin( 1√
3M
) (46)
3) Maximum Flux Value in the Bridge Legs: The common
component of the fluxes that links with coils x1 and x3 pass
through the bridge legs and the maximum value of this flux
component is given as
φblmax =
LfS
3
√
2NVph
(47)
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TABLE II
VALUES OF THE FLUX IN THE LIMB FOR DIFFERENT VOLTAGE SPACE
VECTOR ANGLES
Value Conditions
Nφal (t) |ψ=0◦=
LfS
3
√
2Vph
θ = 0◦
Nφal (t) |ψ=30◦=
0.978LfS
3
√
2Vph
+
0.354VdcH
Ts
8
θ = 18◦, M = 0.95
Nφal (t) |ψ=82.5◦=
0.429LfS
3
√
2Vph
+
VdcH
Ts
8
θ = 18◦, M = 0.95
4) Maximum Flux Value in the Top and the Bottom Yokes:
The circulating component of the flux is confined in the cell.
Therefore, the maximum value of the flux in the top and the
bottom yokes φymax is
φymax =
VdcHTs
8N
(48)
5) Maximum Flux Value in the Common Yoke: Using (13),
the flux in the common yoke is obtained as
φcy(t) =
−2N
2l + 3y (IaH,c + IaL,c) (49)
Substituting the values of IaH,c and IaL,c in (49) yields
φcy(t) =
1
2N
[λH(t) + λL(t)] (50)
The difference of the switched output voltages of the HSCG
and the LSCG are shown in Fig. 8. The voltage level of the
d(λH(t) + λL(t))/dt is VdcH + VdcL , which is twice as that
of the dλH(t)/dt and dλL(t)/dt. However, the duration for
which this voltage appears is half than that of the dλH(t)/dt
and dλL(t)/dt. The maximum value of the φcy(t) is given as
φcymax =
(VdcH + VdcL)Ts
16N
(51)
Assuming VdcH = VdcL , the value of the φcymax = φymax .
Therefore, despite the common yoke carrying the sum of the
circulating fluxes of the HSCG and the LSCG, the required
cross-section area of the common yoke is the same as that of
the top and the bottom yokes. This also leads to the volume
reduction of the integrated inductor.
6) Maximum Flux Value in the Limb: The flux in the limb
is given as
φal(t) = φa1,f (t) + φa1,c(t) (52)
As it is evident from (39), the space voltage vector angle at
which the φa1,f attains the maximum value depends on the
displacement power factor angle. Whereas, the space vector
angle at which the φa1,c attains the maximum value depends on
the modulation index M , as given in (46). Therefore, in order
to obtain the worst case value of the flux φlmax , the operating
range of the θ and M should be known. For the WECS
application, the converter should be able to supply the current
with the displacement power factor within a range of 0.95
lagging to 0.95 leading [8]. Therefore, the displacement power
factor angle varies from −18◦ to 18◦ (−18◦ ≤ θ ≤ 18◦). The
modulation index in grid connected application varies in a
small range in vicinity to one and therefore M is assumed
to be vary between 0.95 to 1.1 (0.95 ≤ M ≤ 1.1). The flux
TABLE III
SYSTEM PARAMETERS FOR SIMULATION AND EXPERIMENTAL STUDY
Parameters Simulation study Experiment
Power 13.2 MVA (12 MW) 11 kVA (10 kW)
Switching frequency 750 Hz 750 Hz
AC voltage (line-to-line) 3300 V 400 V
VdcH = VdcL 2900 V 350 V
Base impedance 0.825 Ω 14.54 Ω
Base inductance 2.6 mH 46.3 mH
Base capacitance 3.9 mF 0.218 mF
Lf 370 μH (0.14 pu) 6.1 mH (0.135 pu)
Lg 290 μH (0.11 pu) 5 mH (0.11 pu)
Cf = Cd 193 μF (0.05 pu) 11 μF (0.05 pu)
Lc 2.2 mH (0.85 pu) 39 mH (0.85 pu)
linkage in the limb for different space voltage vector angels
for specific operating conditions are given in Table II. The
maximum value of the flux in the limb φlmax is maximum out
of the flux values given in Table II.
B. Design Example
The integrated inductor is designed for the 13.2 MVA, 3.3
kV WECS. A small scale prototype has been also designed and
built. The system parameters of both the systems are specified
in Table III. The parameters of the line filter are obtained using
the procedure outlined in [10], [21], [22]. The functionalities
of the converter-side inductor Lf and the circulating current
inductor are integrated in the designed inductor.
The line filter inductor for the high power systems generally
requires large air gap and it is often realized by having
several discrete air gaps. However, in the case of the proposed
integrated inductor, the length of the air gap in the cell
structure (lg2 ) is limited by the required value of the circulating
current inductance as given in (9), (10), and (38). The design
example of the high power system is considered to demonstrate
how to address this issue and two possible approaches are
presented.
1) Integrated Inductor Using Discrete Bridge Blocks: In
this approach, several discrete core blocks with an air gap in
between them are inserted between the cell and the bridge
legs to realize several discrete air gaps. The first iteration of
the design parameters are obtained using the steps illustrated
below and then the Finite Element Analysis (FEA) is carried
out to fine tune the design parameters.
The maximum value of the flux density in the limb is
obtained as
Blmax =
1
NAcl
(0.429LfS
3
√
2Vph
+
VdcHTs
8
)
(53)
Each of the windows should be able to carry two coils with
half of the rated current flowing through it. Therefore,
N =
KwAwJ
Ir
(54)
Using (53) and (54), the product of the cross section area of
the limb and the window area is obtained as
AclAw =
Ir
BmlJKw
(0.429LfS
3
√
2Vph
+
VdcHTs
8
)
(55)
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TABLE IV
PARAMETERS OF THE DESIGNED INTEGRATED INDUCTOR. SEE FIG. 4
FOR DEFINITIONS. ALL PARAMETERS ARE GIVEN IN MM.
System A,B,E,F,G C D H N Acu (mm2)
12 MW 205 300 180 1025 14 400
10 kW 25 75 25 25 104 2.62
(a) (b) (c)
Fig. 9. The flux density distribution in the magnetic core. (a) Phase
shifted components of switched output voltage of the carrier frequency
harmonics are applied across the coils (space vector angle is 240◦.
Therefore, phase c is clamped to the dc bus, so the coils of the cells
of only phase a and phase b are excited), (b) Coils are excited with the
common component of the current (Iak = 1600 A, Ibk = Ick =-800A),
(c) Photograph of the implemented inductor for a 11 kVA prototype.
Suitable core to match the area product requirement should
be selected. Once the value of Acl is known, the number of
turns in each coil is obtained by using (53) and it is given as
N =
1
BmlAcl
(0.429LfS
3
√
2Vph
+
VdcHTs
8
)
(56)
where Acl = Ks × A × E for the geometrical parameters
shown in Fig. 4. Only the circulating flux component flows
through the yokes and the cross-section area of the yokes can
be obtained as
Acy =
VdcHTs
8NBmy
(57)
The cross section area of the bridge leg can be obtained from
(47) and it is given as
Acbl =
LfS
3
√
2NBmblVph
(58)
and the Acbl = Ks × G × F . The inductance offer to the
circulating current is given as
Lc ≈ 2L2 = 2N
2
g′2
=
2μ0N
2Ag′2
lg2
(59)
Using (59), the value of the lg2 is obtained. Once lg2 is know,
the value of lg1 is obtained using (34).
The design parameters obtained using the outlined proce-
dure are fine tuned using the FEA and they are specified in
Table IV. Two air gaps having 3 mm length each is inserted
in the cell structure and six discrete air gaps of 2.6 mm length
have been inserted between the cell and the bridge legs. The
window utilization factor Kw is taken to be 0.3 and the current
density is considered to be J =3 A/mm2. The flux density
distribution is shown in Fig. 9(a) and Fig. 9(b). The inductance
values are obtained by using the FEA and the Lf and Lc are
calculated to be 395μH and 2.2 mH, respectively.
air gap g1
Bridge leg
air gaps g2 x x x
Coil a1
N1 turns N2 turns
N1 turns
N2 turns
Coil a3
Fig. 10. Integrated inductor with split winding arrangement.
TABLE V
DESIGN EQUATIONS FOR INTEGRATED INDUCTOR WITH SPLIT
WINDINGS
Parameter Value
φak,fmax = φblmax
LfS
3
√
2(N1−N2)Vph
φa1,cmax = φymax
VdcH
Ts
8(N1+N2)
φcymax
(VdcH
+VdcL
)Ts
16(N1+N2)
Lf μ0(N1 −N2)2
(Ag′1
lg1
+
A
g
′
2
lg2
)
Lc
2
lg2
μ0(N1 +N2)2Ag′2
2) Integrated Inductor Using Split Windings: In the above
mentioned approach, several discrete air gaps are realized by
using the bridge blocks as shown in Fig. 9(a) and Fig. 9(b).
The requirement of the additional bridge blocks can be avoided
by introducing discrete air gaps in the cell structure (which
increases the value of the lg2 ). However, this leads to the
increase in the reluctance of the limb L, which in turn result
in the low value of the circulating current inductance Lc. For
the given lg2 , high value of Lc can be achieved by increasing
the number of turns. However, increasing the number of turns
also affects the value of the Lf and demands larger value of
the lg1 , as it is evident from (34). The values of both the Lf
and Lc depend on the number of turns and may sometime
cause design bottleneck. This can be addressed by using the
split coils, as shown in Fig. 10.
The coil arrangement of the HSCG of phase a is shown
in Fig. 10 for the illustration. The number of turns in coil
a1 is split into two parts. The first part with N1 number of
the turns is wound around the limb a1 with the coil direction
shown in Fig. 10, whereas other part with N2 turns wound
around limb a3 in the opposite direction of that of the first
part. The same arrangement has been done for the coil a3
as well. In this arrangement, the common component of the
flux produced by N1 turns of the coil a1 is in opposite to the
common component of the flux produce by the N2 turns of
the coil a3. On the other hand, the circulating flux components
produced by the N1 turns of the coil a1 and N2 turns of the
coil a3 are in the same direction. As result, the desired value
of the Lf and Lc can be obtained by choosing proper values
of the N1 and N2. The relevant design equations are given in
Table V.
V. CONTROL SCHEME AND PERFORMANCE EVALUATION
A. Control Scheme
The control scheme is designed to inject the desired active
and reactive current, as shown in Fig. 11. The parameter mis-
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Fig. 11. Control scheme.
match between the parallel converter may cause fundamental
frequency component to be present in the circulating current,
which may cause the saturation of the integrated inductor.
Therefore, the control scheme is also designed to maintain
equal current sharing between the parallel VSCs.
1) Active and Reactive Current Control: The active and
the reactive currents are controlled by controlling the resultant
output current of the HSCG IaH . As IaH = −IaL , the resultant
current of the LSCG is also indirectly controlled. The control
variables are transformed into a αβ frame and controlled using
the Proportional-Resonant (PR) controller. The PR controller
is represented as GPR(s) and it is given as
GPR(s) = Kp + ki
s
s2 + ω20
(60)
where ω0 is the angular speed of the grid voltage and kp
and ki are the proportional and the integral gain of the PR
controller. The control and PWM delay is represented by the
first order approximation of the Gd(s), where Gd(s) = e
− sTs4 .
From Fig. 7 and using (31), (32), and (33), the filter transfer
Gf (s) = Ix(s)/Vx(s) is derived as
Gf (s)=
1
sLf
s3+s2
Cf+Cd
CfCdRd
+s 1LgCf +
1
LgCfCdRd
s3+s2
Cf+Cd
CfCdRd
+s
Lf+Lg
LfLgCf
+
Lf+Lg
LfLgCfCdRd
(61)
The parameters of the designed filter are given in Table
III. The continuous transfer functions are discretized and the
current controller parameters are calculated in the discrete time
domain using the root locus theory. The parameters of the
PR controller of the active and reactive current controller are
Kp = 3.1 Ω and Ki = 605 Ω/s.
2) Circulating Current Control: The circulating current
between the parallel VSCs in both the HSCG and the LSCG
is controlled by modifying the reference voltage generated by
the active and reactive current control loop. The circulating
current is obtained from the leg currents. As the leg currents
are sampled at the top and the bottom of the carrier signals,
the switching frequency ripple component is filtered out. The
fundamental frequency component of the circulating current
is then controlled to be zero using the Proportional-Resonant
(PR) controller, represented by GPRc in Fig. 11. As the
circulating currents also have a zero sequence component,
it is also controlled (in addition to the αβ component of
the circulating current) using the PR controller. The model
describing the circulating current behavior is given by (37) and
TABLE VI
SEMICONDUCTOR LOSSES AT DIFFERENT LOADING CONDITIONS
Load 0.25 pu 0.5 pu 0.75 pu 1 pu
Conduction losses (kW) 5.48 13.43 23.45 35.65
Switching losses (kW) 20.6 39.0 52.67 70.0
Total (kW) 26.08 52.43 76.12 105.65
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Fig. 12. Simulation results at rated operating conditions. (a) Flux density
in the limb of the cell of the integrated inductor, (b) Flux density in yoke
of the cell, (c) Flux density in the common yoke, (d) Flux density in the
bridge leg.
it is used to derive the controller gains, which are obtained as
kpc = 8.22 Ω and kic = 4305 Ω/s.
B. Loss Evaluation
The semiconductor losses and the losses in the integrated
inductor are evaluated in this section.
1) Semiconductor Losses: For the system specifications
considered in this study, the VSCs can be realized using the 4.5
kV, 1200 A Insulated Gate Bipolar Transistor (IGBT). The use
of the IGBT FZ1200R45KL3-B5 from the Infineon Technolo-
gies is considered. The losses are calculated using PLECS,
where the required data are obtained from the device data
sheet. The semiconductor losses at various loading conditions
are given in Table VI.
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TABLE VII
CORE AND COPPER LOSSES OF THE INTEGRATED INDUCTOR AT
DIFFERENT LOADING CONDITIONS
Load 0.25 pu 0.5 pu 0.75 pu 1 pu
Copper losses (kW) 1.03 2.85 5.89 10.17
Core losses (kW) 5.1 5.52 5.88 6.26
Total (kW) 6.13 8.37 11.77 16.43
TABLE VIII
VOLUMETRIC COMPARISON IN LTR.
Material Amorphous Laminated steel Copper
Separate inductor 336 373 105
Integrated inductor 351 172 62
% change + 4.4% - 53.8% - 40.9%
2) Inductor Losses: The core and the copper losses of the
integrated inductor are calculated for the high power system,
with the design parameters specified in Table IV.
The Improved Generalized Steinmetz Equation (IGSE) [23]
is used to calculate the core losses. The time domain simula-
tion of the integrated inductor is carried out using the magnetic
toolbox in PLECS, which uses permeance-capacitance analogy
to model the inductor. The simulated flux density waveforms
in various parts of the magnetic structure of the integrated
inductor are shown in Fig. 12. The flux in the yoke has a
major harmonic component at the carrier harmonic frequency,
whereas the flux in the bridge legs has a dominant fundamental
frequency component, as shown in Fig. 12(d). The flux in
the limb is the addition of the common flux component and
the circulating flux component, as shown in Fig. 12(a). The
maximum value of the flux in the common yoke is the same
as that of the top and the bottom yoke as shown in Fig. 12(b),
which is in agreement with the analysis presented in section IV.
Core losses due to these components are evaluated separately.
The copper loss is evaluated by considering the ac resis-
tance of the winding, which takes into account the skin and
proximity effects as outlined in [24]. The core and the copper
losses of the integrated inductor at different loading conditions
are calculated and given in Table VII.
C. Comparative Evaluation
The advantages offered by the integrated inductor is demon-
strated by comparing its volume and losses with that of the
separate inductor case. The values of the inductance, the flux
density, the current density, and the window utilization factor
are assumed to be the same in both the cases. Typically the
Coupled Inductor (CI) is used to suppress the circulating
current between the parallel VSCs and it is considered for
circulating current suppression between the parallel VSCs in
both the converter groups for the separate inductor case. Each
of the converter groups are assumed to have separate line filter
inductor with the value of Lf/2 and with the coil current of
Ix = IxH = −IxL . Two limb magnetic structure is considered
for the CI, whereas the line filter inductor is assumed to be
realized using the three-phase three-limb inductor.
The line filter inductor is assumed to be made from the
grain oriented laminated steel with lamination thickness of
TABLE IX
TOTAL CORE AND COPPER LOSSES FOR THE SEPARATE INDUCTORS
CASE AT DIFFERENT LOADING CONDITIONS
Load 0.25 pu 0.5 pu 0.75 pu 1 pu
Copper losses (kW) 1.55 4.64 9.81 17.04
Core losses (kW) 6.27 7.08 8.12 8.93
Total (kW) 7.82 11.72 17.93 25.97
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Fig. 13. Simulation current waveforms. (a) Output current of VSC1 Ia1 ,
(b) Output current of VSC3 Ia3 , (c) Circulating current IaH,c .
0.35 mm, whereas the use of the amorphous alloys 2605SA1
is considered for the CIs. The volume of the various materials
is compared and given in Table VIII. The integrated inductor
leads to 26.2% reduction in the volume of the magnetic
material and 40.9% reduction in the volume of the copper.
The core and the copper losses in the separate inductor case
are evaluated and given in Table IX. As evident from Table VII
and Table IX, the losses in the case of the integrated inductor
are less compared to the separate inductor case over the whole
operating range. This not only increases the system efficiency
but also reduces the cooling requirement.
VI. SIMULATION AND EXPERIMENTAL RESULTS
Time-domain simulations are carried out using PLECS. Fig.
13 shows the simulated waveforms of the phase a at the rated
load operation. The circulating current between the VSCs of
the HSCG is shown in Fig. 13(c), which is within the defined
limit. Only the current waveforms of the HSCG are shown as
the waveforms of the LSCG are also identical (IxH = −IxL ).
Fig. 14 shows the simulated current waveforms for a step
response of the current control when the reference current was
changed from 0.25 pu to 1 pu. The corresponding flux density
waveforms for the phase a are also shown in Fig. 15. As it
is evident for the Fig. 15(b), the dc component is avoided in
the circulating flux due to the simultaneous sampling of the
parallel VSCs [25]. As a result, the inductor saturation during
the transient is avoided. The waveform of the output current
of the HSCG has very small ripple component as shown in
Fig. 14(b), which proves the effectiveness of the integrated
inductor.
The experimental results were obtained for the system
shown in Fig. 1. The electrical equivalent circuit of the
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Fig. 14. Simulated waveforms for a step response of the current control
when the reference current was changed from 0.25 pu to 1 pu. (a) Leg
currents of all phases of VSC1 (Ia1 , Ib1 , Ic1 ), (b) Resultant current of
the high-side converter group (IaH , IbH , IcH ), (c) Current through the
shunt capacitive branch of the LCL filter, (d) Injected grid current (Ia,g ,
Ib,g , Ic,g).
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Fig. 15. Simulated flux density waveforms for a step response when the
reference current was changed from 0.25 pu to 1 pu. (a) Flux density
in the limb of the cell of the integrated inductor, (b) Flux density in yoke
of the cell, (c) Flux density in the common yoke, (d) Flux density in the
bridge leg.
integrated inductor along with the LCL filter arrangement
is shown in Fig. 7. The VSCs of the HSCG and the LSCG
are connected to separate dc-links, fed from two isolated dc
supplies. The VSCs were modulated using the DPWM1 and
the modulator is implemented using TMS320F28346 floating-
point digital signal processor. The implemented inductor was
built and its photograph is shown in Fig. 9(c). The dimensions
of the implemented inductor are specified in Table IV. The
Ia1 (5 A/div.)
Step change applied
Ib1 (5 A/div.) Ic1 (5 A/div.)
2× IaH,c (5 A/div.)
(a)
IaH (5 A/div.)
Step change applied
IbH (5 A/div.) IcH (5 A/div.)
2× IaL,c (5 A/div.)
(b)
Fig. 16. Experimental waveforms for a step response when the refer-
ence current was changed from 0.25 pu to 1 pu. (a) Ch1: Ia1 , Ch2: Ib1 ,
Ch3: Ic1 , and Ch4: IaH ,c, (b) Ch1: IaH , Ch2: IbH , Ch3: IcH , and Ch4:
IaL,c.
cell structure is realized using amorphous alloys 2605SA1,
whereas laminated steel is used for the bridge legs.
The integrated inductor offers inductance Lc to the circulat-
ing current and inductance Lf to the resultant line current. The
LCL filter is used for the line current filtering, where Lf is
used as a converter-side inductance of the LCL filter. The Y/Δ
transformer is used with the star-side winding reconfigured
as an open-ended winding. The leakage inductance of the
transformer is measured to be 3.1 mH. The transformer
leakage along with the discrete 1.9 mH inductor forms the
grid-side inductor Lg . The damping branch Rd/Cd is used in
parallel with the capacitive branch Cf to provide damping.
The system parameters are specified in Table III.
The individual VSCs are operated with the switching fre-
quency of 750 Hz, and the switched output voltages of the
individual VSCs has a major harmonic component at the car-
rier frequency harmonics. However, these voltage components
are phase shifted for two parallel interleaved VSCs and the
integrated inductor offers very high inductance (Lc=39 mH) to
these components. As a result, the circulating current between
the VSCs of the HSCG IaH,c is effectively suppressed, as
shown in Fig. 16(a). The measured peak value of the circulat-
ing current between the VSCs of the HSCG is 1.6 A, which is
around 15% of the amplitude of the rated output current of the
individual VSCs. The circulating current between the VSCs of
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the LSCG IaL,c is also suppressed to 1.6 A (peak value), as
shown in Fig. 16(b). In addition to the desired fundamental
frequency component, the resultant current of the HSCG IaH
also has ripple current components with the major harmonic
frequency component at the 4th carrier harmonics, as shown
in Fig. 16(b). The integrated inductor offers the desired line
filter inductance (converter-side inductance of the LCL filter),
as it is evident from the waveform quality of the resultant line
current of the HSCG.
The experimental waveforms of Fig. 16 were captured when
a step change (0.25 pu to 1 pu) is applied in the reference
current. Fig. 16(a) shows the leg current of all the phases
of the VCS1, along with the circulating current between the
VSCs of the HSCG IaH ,c. The circulating current between the
parallel converters of the LSCG is also shown in Fig. 16(b).
The simultaneous sampling of the parallel VSCs avoids the dc
flux injection during the transient conditions, as evident from
the circulating currents IaH ,c and IaL,c. The circulating current
controller also ensures the saturation free operation of the
integrated inductor by controlling the fundamental frequency
component in the circulating current to be zero.
VII. CONCLUSION
The current handling capability enhancement of the open-
end transformer topology for the high power grid-connected
applications is proposed. The converter-side winding of the
transformer is configured as an open-ended and fed from the
two converter groups. Each of the converter groups have two
VSCs connected in parallel to achieve high current rating.
The carrier signals of the VSCs are interleaved to improve
the harmonic performance. The integrated inductor is also
proposed, which suppresses the circulating current between the
parallel interleaved VSCs and also offer the desired inductance
for the line current filtering. The line filter inductors of both
the HSCG and the LSCG are also integrated. As the common
flux components of the HSCG and the LSCG are the same,
they completely cancel each other. As a result, only four
bridge legs are required compared to eight in the case of the
separate inductors. The use of the integrated inductor leads
to 26.2% reduction in the volume of the magnetic material
and 40.9% reduction in the volume of the copper for the 12
MW, 3.3 kV WECS. The scheme to control the active and the
reactive component of the injected current and the fundamental
component of the circulating current in IaH,c and IaL,c is also
proposed. The analysis is also supported by the simulations
and the experimental results.
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Abstract—Many high power converter systems are often con-
nected to the medium voltage network using a step-up trans-
former. In such systems, the converter-side windings of the
transformer can be configured as an open-end and multi-level
voltage waveforms can be achieved by feeding these open-end
windings from both ends using the dual-converter. An LCL filter
with separate converter-side inductors for each of the converter is
commonly used to attenuate the undesirable harmonic frequency
components in the grid current. The magnetic integration of the
converter-side inductors is presented in this paper, where the flux
in the common part of the magnetic core is completely canceled
out. As a result, the size of the magnetic component can be
significantly reduced. A multi-objective design optimization is
presented, where the energy loss and the volume are optimized.
The optimization process takes into account the yearly load
profile and the energy loss is minimized, rather than minimizing
the losses at a specific operating point. The size reduction
achieved by the proposed inductor is demonstrated through a
comparative evaluation. Finally, the analysis is supported through
simulations and experimental results.
I. INTRODUCTION
Many high power converter systems are often connected
to the medium voltage network and a step-up transformer is
used to match the voltage levels of the converter with the
medium voltage grid. In some applications, the transformer
is also required for providing galvanic isolation. In such
systems, the converter-side windings of the transformer can
be configured as an open-end. This open-end transformer
winding can be fed from both the ends using the two-level
Voltage Source Converters (VSCs) [1], as shown in Fig. 1.
The number of levels in the output voltages is the same as
that of the three level Neutral point clamped (NPC) converter
and each of the two-level VSC operates with the half of
the dc-link voltage than the dc-link voltage required for the
three level NPC. However, Common Mode (CM) circulating
current flows through the closed path if both the VSCs are
connected to a common dc-link. The CM circulating current
can be suppressed either by using the CM choke [2], [3]
or by employing a proper Pulse Width Modulation (PWM)
scheme to ensure complete elimination of the CM voltage [4],
[5]. However, in many applications, isolated dc-links can be
derived from the source itself and such extra measures for
CM circulating current suppression may not be required. For
example, the isolated dc-links can be obtained in
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Fig. 1. The system configuration of the dual converter fed open-end winding
transformer topology with two separate dc-links. The open-end primary
windings are fed from two-level voltage source converters.
1) PhotoVoltaic (PV) systems by dividing the total number
of arrays into two groups to form separate dc-links [1].
2) Wind Energy Conversion System (WECS): isolated dc-
links can be obtained by using a dual stator-winding
generator [6].
Therefore the analysis presented in this paper is mainly fo-
cused on the dual converter fed open-end transformer topology
with two separate dc-links.
An LCL filter is commonly used in high power grid-
connected applications [7] and one of the possible arrangement
of the LCL filter for the dual-converter fed open-end trans-
former topology is shown in Fig. 1. The leakage inductance
of the transformer is used as a grid-side inductor of the LCL
filter. Two VSCs (denoted as High-Side Converter (HSC) and
Low-Side Converter (LSC) in Fig. 1) are connected to a
common shunt capacitive branch of the LCL filter through
the converter-side inductors LfH and LfL , respectively. The
magnetic integration of the LfH and LfL is presented in this
paper. As a result of this magnetic integration, the flux in the
common part of the magnetic core is completely canceled out.
This leads to substantial reduction in the size of the converter-
side inductor.
This paper is organized as follows: The operation principle
of the dual-converter fed open-end transformer topology is
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Fig. 2. Reference voltage space vector and its formation by the geometrical
summation. (a) Reference voltage space vector for the HSC, (b) Reference
voltage space vector for the LSC.
briefly discussed in Section II. The magnetic structure of
the proposed integrated inductor is described in Section III.
Section IV discusses the design procedure in general and
the multi-objective optimization of the integrated inductor.
The size reduction achieved by the magnetic integration is
also demonstrated by comparing the volume of the integrated
inductor with the separate inductor case for the 6.6 MVA, 3.3
kV WECS and it is presented in Section V. The simulation
and the experimental results are finally presented in Section
VI.
II. DUAL-CONVERTER FED OPEN-END TRANSFORMER
TOPOLOGY
The operation of the dual-converter fed open-end trans-
former converter is briefly described in this section. The dual-
converter system consists of the HSC and the LSC is shown
in Fig. 1. A Two-level VSC is used for both the HSC and the
LSC. However, the discussion presented in this paper is also
applicable to other converters as well.
The reference voltage space vector
−→
V ∗ is synthesized by
modulating the HSC and the LSC. The magnitude of the
reference voltage space vectors of the HSC and the LSC is
half than that of the desired reference voltage space vector−→
V ∗ (|−→V ∗H | = |
−→
V ∗L | = |
−→
V ∗|/2). The reference voltage space
vector angle of the HSC is kept the same as that of the desired
voltage space vector (ψH = ψ), whereas the reference voltage
space vector angle of the LSC is shifted by an angle 180◦
(ψL = ψH + 180
◦), as shown in Fig. 2.
From Fig. 1, the voltage across the shunt capacitive branch
Cf of the LCL filter is given as
Vxx′ = (VxHoH−VxLoL)−LfH
dIxH
dt
−LfL
dIxL
dt
+VoHoL (1)
where the subscript x represents the phases x = {a, b, c}. As
the dc-links are separated, the common-mode components of
the voltages in (1) do not drive any common-mode circulating
current. As a result, only the differential mode current would
flow through the inductors. For the dual converter system,
these currents are equal.
IxH = IxL = Ix (2)
where IxH and IxL are the currents in the phase x of the
HSC and LSC, respectively. Assuming LfH = LfL = Lf/2
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Fig. 3. Magnetic structure. (a) Separate inductors for the HSC and the LSC,
(b) Flux cancellation through magnetic integration, (c) Proposed integrated
inductor.
and using (1) and (2), the voltage across the converter-side
inductor is given as
Lf
dIx
dt
= (VxHoH − VxLoL)− Vxx′ + VoHoL (3)
where Lf is the equivalent converter-side inductance of the
LCL filter. A single magnetic component with the inductance
Lf is realized by the magnetic integration of the LfH and LfL
and the structure is discussed in the following section.
III. INTEGRATED INDUCTOR
In this paper, a three-phase inductor is chosen for the illus-
tration due its wide-spread use in the high power applications.
However, it is important to point out that the same analysis
can be used for the single-phase inductor as well. The three-
phase three-limb converter-side inductor for both the HSC and
the LSC are shown in Fig. 3(a). These two inductors can
be magnetically integrated as shown in Fig. 3(b), where both
the inductors share a common magnetic path. The magnetic
structure has six limbs, on which the coils are wound. The
upper three limbs belong to the LfH , whereas the lower three
limbs receive the coils corresponding to the LfL . The upper
limbs are magnetically coupled using the top bridge yoke,
whereas the lower three limbs are magnetically coupled using
the bottom bridge yoke. The upper and the lower limbs share
a common yoke, as shown in Fig. 3(b).
Considering three-phase three-wire system
Ia + Ib + Ic = 0 (4)
and at a particular instance
Ia = −(Ib + Ic) (5)
2265
g
L
g
L
g
L
g
L
g
L
g
L
+−NIaH
+−NIbH
+−NIcH
+−NIaL
+−NIbL
+−NIcLY 1
Y Y
Y Y
φ1
φ2
φaH φbH φcH
φaL φbL φcL
Fig. 4. Simplified reluctance model of the magnetic structure shown in Fig.
3(b).
The flux distribution in the magnetic structure for this case
(the positive value of the Ia and the negative values of the Ib
and Ic) is shown in Fig. 3(b). The simplified reluctance model
of this magnetic structure is shown in Fig. 4, where L, g ,
and Y are the reluctances of the limb, the air gap, the top
and the bottom bridge yokes, respectively. The reluctance of
the common yoke is represented as Y 1. φaH , φbH , and φcH
are the fluxes in the upper three limbs whereas φaL , φbL ,
and φcL are the fluxes in the lower three limbs. φ1, and φ2
represent the fluxes in the common yokes, as shown in Fig. 4.
By solving the reluctance network, the fluxes in various parts
of the integrated inductor are obtained and they are given as
φaH =
NIaH
g + L + Y , φaL =
NIaL
g + L + Y (6)
φcH =
NIcH
g + L + Y , φcL =
NIcL
g + L + Y (7)
and
φbH =
NIbH
g + L , φbL =
NIbL
g + L , φ1 = 0, φ2 = 0 (8)
The flux components in the common yoke (φ1 and φ2) are zero
and therefore the common yoke can be completely removed,
as shown in Fig. 3(c). The integrated inductor has only two
yokes, compared to four in the case of the separate inductors.
As a result, substantial reduction in the volume of the inductor
can be achieved through magnetic integration of LfH and LfL .
By analyzing the magnetic structure shown in Fig. 3(c)
and neglecting the asymmetry introduced by the three-limb
structure (by neglecting Y ), the value of the Lf is obtained
as
Lf =
4N2
2g + 2L (9)
The reluctance of the air gap is generally large compared to
the reluctance of the magnetic material. Therefore, simplified
expression for the converter side filter inductor is given as
Lf ≈ 2N
2
g ≈
2μ0N
2A
′
g
lg
(10)
where μ0 is the permeability of the free space, lg is the length
of the air gap (of upper/bottom limb) and A
′
g is the effective
TABLE I
SYSTEM SPECIFICATIONS AND PARAMETERS FOR SIMULATION AND
HARDWARE STUDY
Parameters Simulations Experiment
Power S 6.6 MVA (6 MW) 11 kVA (10 kW)
Switching frequency fsw 900 Hz 900 Hz
AC voltage (line-to-line) Vll 3300 V 400 V
Rated current 1154 A 15.8 A
DC-link voltage (VdcH = VdcL ) 2800 V 330 V
Modulation index range 0.95 ≤ M ≤ 1.15 0.95 ≤ M ≤ 1.15
Transformer leakage Lg 525 μH (0.1 pu) 4.2 mH (0.1 pu)
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Fig. 5. Simulated harmonic spectrum of the switched voltages with the
modulation index M = 1 and the switching frequency of 900 Hz. (a) Switched
output voltage of the high-side converter VaHoH (normalized with respect to
the Vdc/2), (b) Resultant voltage (VaHoH −VaLoL ) (normalized with respect
to the Vdc).
cross-sectional area of the air gap after considering the effects
of the fringing flux. The effective cross-sectional area of the air
gap Ag′ is obtained by evaluating the cross-section area of the
air gap after adding lg to each dimension in the cross-section.
IV. DESIGN OF THE INTEGRATED INDUCTOR
A design methodology is demonstrated in this section by
carrying out the design of the integrated inductor for the high
power WECS. The system specifications of the WECS is given
in Table I. The WECS operates with the power factor close
to unity and in this case, the 60◦ Discontinuous Pulse-Width
Modulation (commonly referred to as a DPWM1 [8]) scheme
could result up to 50% switching loss reduction compared to
the continuous modulation scheme. Therefore DPWM1 is used
to modulate the HSC and the LSC. Using this specifications,
the design of the integrated inductor is carried out and the
design steps are illustrated hereafter.
A. Obtain the value of the converter-side inductor Lf
The harmonic spectra of the switched output voltage of the
HSC is shown in Fig. 5(a). The major harmonic components
in the switched output voltage of the individual converter
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appears at the carrier frequency, whereas these components
are substantially reduced in the resultant voltage, as shown
in Fig. 5(b). The spectrum comprises the maximum values of
the individual voltage harmonic components of the resultant
voltage, over the entire operating range is obtained and it is
defined as a Virtual Voltage Harmonic Spectrum (VVHS) [9].
Using VVHS, the required admittance for the hth harmonic
component is obtained as
Y ∗h =
I∗h,BDEW
Vh,V V HS
(11)
where I∗h,BDEW is the specified BDEW current injection limit
of the hth harmonic component (refer to [10]) and Vh,V V HS
is the maximum values of the hth harmonic components over
the entire operating range. The value of the filter parameters
are then chosen such that the designed filter has a lower
admittance than the required value of the filter admittance
for all the harmonic frequency components of interest (upto
180th harmonic frequency component in case of the BDEW
standard) [11]. Once the value of Lf is obtained, an optimized
design can be carried out.
B. Core Loss Modeling
The Improved Generalized Steinmetz Equation (IGSE) [12],
[13] is used to calculate the core losses. The core losses per
unit volume is given as
Pfe,v =
1
T
T∫
0
ki|dB(t)
dt
|α(ΔB)β−αdt (12)
where α, β and ki are the constants determined by the material
characteristics. ΔB is the peak-to-peak value of the flux
density and T is the switching interval. The flux waveform
has major and minor loops and these loops are evaluated
separately.
1) Major Loop: Assuming the inductance value to be
constant, the flux density in the limb corresponding to the
phase x is given as
Bx(t) =
LfIx,f (t)
2NAc
(13)
where Ac is the cross-sectional area of the limb, Ix,f is the
fundamental component of the current.
2) Minor Loop: The reference space vector
−→
V ∗H and
−→
V ∗L are
synthesized using active and zero voltage vectors and the volt-
second balance is maintained by choosing appropriate dwell
time of these vectors. The application of the discrete vectors
results in an error between the applied voltage vector and the
reference voltage vector, as shown in Fig. 6 for the HSC.
Similarly, the error voltage vectors for the LSC also exists
due to the finite sampling. These error voltage vectors lead to
the minor loop in the flux density waveform and it is evaluated
by performing time integral of the error voltage vector.
The time integral of the error voltage vector is known
as the harmonic flux vector [14], [15] and the difference
of the harmonic flux vectors of the HSC and the LSC are
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Fig. 6. The active and zero vectors to synthesize given reference vector and
corresponding error voltage vectors.
directly proportional to the flux in the integrated inductor. In
the reference frame, rotating synchronously at the fundamental
frequency, the instantaneous error voltage vectors can be
decomposed into d-axis and the q-axis components and they
are for the HSC given as (see Fig. 6)
−→
V H,err,1 =
2
3
Vdc{(cosψH − 3
4
M)− j sinψH}
−→
V H,err,2 =
2
3
Vdc{[cos(60◦ − ψH)− 3
4
M ]
+ j sin(60◦ − ψH)}
−→
V H,err,z = −1
2
VdcM
(14)
Similarly, the d-axis and the q-axis components of instanta-
neous error voltage vectors of the LSC are also obtained. Then
the difference of the d-axis components of the harmonic flux
vectors of the HSC and LSC and the difference of the q-axis
components of the harmonic flux vectors of the HSC and LSC
are evaluated separately as
Bac,d(t) =
1
2NAc
∫
(
−→
V H,err,d −−→V L,err,d)dt
Bac,q(t) =
1
2NAc
∫
(
−→
V H,err,q −−→V L,err,q)dt
(15)
Using the d-axis and the q-axis components, the ripple com-
ponent of the flux density in the limb corresponding to the
phase a is obtained as
Ba = Bac,d cosψ −Bac,q sinψ (16)
The VSCs are assumed to be modulated using the asym-
metrical regularly sampled PulseWidth Modulation (PWM),
where the reference voltage space voltage vector is sampled
twice in a carrier cycle.
Using this information, the core loss calculations have been
carried out for the major loop and each of the minor loops.
C. Copper Loss Modeling
The copper loss is evaluated by considering the ac resis-
tance of the winding, which takes into account the skin and
proximity effects [16]. The total winding losses due to the
harmonic frequency components of the coil current is [17]
Pcu = Rdc
∞∑
h=1
kphI
2
xh
(17)
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Fig. 7. Simplified thermal model of the integrated inductor. Pfe and Pcu
are the core and copper losses, respectively.
where
kph =
√
hΔ
[ sinh(2√hΔ) + sin(2√hΔ)
cosh(2
√
hΔ)− cos(2√hΔ)
+
2
3
(m2 − 1) sinh(
√
hΔ)− sin(√hΔ)
cosh(
√
hΔ) + cos(
√
hΔ)
] (18)
and Δ = Tc/δ and Rdc and Rac are the dc and the ac
resistance of the coil, respectively. m is the number of layers in
the coil, Tc is the thickness of the conductor, and δ is the skin
depth. Ixh is the hth harmonic frequency component of the
line current Ix. The harmonic spectrum of the resultant voltage
is obtained analytically [18] and the hth harmonic frequency
component of the line current Ix is obtained as
Ixh = YH,LCLVh (19)
where Vh is the hth harmonic frequency component of the
resultant voltage and YH,LCL is the admittance offered by the
LCL filter to the hth harmonic frequency component.
D. Thermal Modeling
The liquid cooling of the inductor is considered. The cooling
arrangement is shown in Fig. 7(a). The semi-circular aluminum
cooling plates with the duct to carry the coolant is considered.
This cooling plate is electrically insulated using the epoxy
resin. As the heat transfer is anisotropic for the laminated steel,
two cooling plates along the edges that are perpendicular to the
lamination direction are considered. The hot spot temperature
in both the core and the coil (Tfe and Tcu, respectively)
is estimated using the equivalent thermal resistance network
[19], shown in Fig. 7(b). For the simplicity of the analysis,
the temperature in the core and the coil is assumed to be
homogeneous.
The heat transfer mechanism due to the convection and
the radiation is considered, where Rcv(f−w) and Rcv(c−w)
are the convection thermal resistance between the core and
coolant (water) and between the coil and coolant, respectively.
Similarly, Rr(f−a) and Rr(c−a) represent the radiation thermal
resistance between the core and the ambient and between
the coil and the ambient, respectively. The radiation thermal
resistance value is obtained using the formulas presented in
[19].
The thermal resistance between the cooling plate and the
coolant is given as
R(cp−w) =
1
hcp−wAcp−w
(20)
where hcp−w is the heat transfer coefficient and Acp−w is the
coolant contact surface. The heat transfer coefficient is
hcp−w = 3130
( q
785.4D2d
)0.87
(100Dd)
−0.13 (21)
where q is the coolant flow rate in [l/s] and Dd is the diameter
of the duct in [m]. The thermal resistance between the core
and duct surface is given as
R(f−cp) =
2Leq
λcp(Acpf + πDdLd)
+
Ti
λiAcpf
(22)
where Leq is the equivalent distance from the cooling surface
to the duct, Acpf is the contact area of the cooling plate
with the core, Ld is the length of the duct, and λcp is the
thermal conductivity of the aluminum. Ti is the thickness
of the insulation and λi is the thermal conductivity of the
insulation. Using (20) and (22), the thermal resistance between
the core and the coolant is obtained as
Rcv(f−w) = R(f−cp) +R(cp−w) (23)
In a similar manner, the thermal resistance between the coil
and the coolant Rcv(c−w) can be also obtained. However, in
the heat flow path of the copper losses, there is an additional
layer of the insulation material, which is represented as Rwi
in Fig.7(b).
E. Loading Profile and Energy Yield
The typical wind profile and the power output of a wind
turbine over an one year span is shown in Fig. 8. As it is
evident from Fig. 8, the power processes by the converter
varies in large range and optimizing the inductor for a spe-
cific loading condition may result in the suboptimal overall
performance. Therefore, instead of optimizing the inductor
efficiency at specific loading condition, the energy loss is
minimized. In addition to the energy loss minimization, the
volume minimization is also considered and multi-objective
optimization has been carried out. The energy loss (kWh) per
year is calculated using the loading profile and loss modeling
and it is used into the optimization algorithm.
F. Optimization Process
The multi-objective optimization has been performed, which
minimize a vector of objectives F (X) and returns the optimal
parameters values of X .
minF (X) (24)
where
F (X) = [F1(X), F2(X)] (25)
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TABLE II
VALUES OF Lf AND Cf OF THE LCL FILTER
Parameters Values
Lf 1200 μH (0.22 pu)
Shunt capacitance Cf + Cd 289 μF (0.15 pu)
where F1(X) returns the energy loss (kWh) and F2(X) returns
the volume of the active parts of the inductor (ltr.). The
parameters that are optimized are
X = [N Bm J mWc]
T (26)
where Bm is the maximum flux density and J is the current
density. Wc is the width of the coil ( refer Fig. 3(c)). Once
the system specifications and the constraints are defined, the
optimization has been carried out. As the number of turns
N and the number of layers m only take the integer values,
mixed-integer optimization problem has been formulated. The
steps followed for the optimization process is shown in Fig. 9
and explained briefly hereafter.
1) Step 1: Value of the converter-side inductor Lf : The
leakage inductance of the transformer is considered as a part
of the grid-side inductor Lg and the use of any additional
inductor is avoided. Therefore, the value of the Lg is fixed
and the values of the Lf and cf are obtained while observing
the following constraints:
1) Ih < I
∗
h where h is the harmonic order (2 ≤ h ≤ 180)
2) Reactive power consumption in shunt branch ≤ 15% of
rated power.
The calculated values of the Lf and Cf are listed in Table II.
2) Step 2: Derive dependent design variables: The depen-
dent design variable are derived from the free design variables
and the system specifications. The cross-sectional area of the
core is obtained as
Ac =
LfImax
2NBm
(27)
where Imax is the rated current. The dimensions of the core
is then obtained as WlDl = Ac/ks, where ks is the stacking
factor. For simplicity, Wl = Bl is assumed in this study. The
cross-section area of the conductor is obtained as
Acu = WcTc =
Imax
J
(28)
System specifications
S, Vll, VdcH , VdcL , Lg
Obtain the values of the Lf , Cf
Constraints: 1. Ih < I∗h , 2. Reactive
power consumption ≤ 15% of S
VVHS,I∗h
Set initial values, lower bound, and
upper bound of the free parameters X
X = [N Bm J Wl Ww Wc]
T
Multi-objective optimization
Vary free parameters X
Derive dependent parameters
Ac, Acu, Hw , Tc, Rdc etc.
Calculate energy loss F1(X)
Calculate volume F2(X)
loss model
Load profile
Each point in the parameter space
considered?
Evaluate losses at rated load
Core and coil temperature withinh
the limit?
Store Pareto optima (noninferior solution)
Yes
Yes
No
No
Fig. 9. Block diagram, which illustrates the steps of the optimization
procedure.
3) Step 3: Objective function evaluation: The objective
functions F1(x) and F2(x) are evaluated for the given set of
parameters and specific mission profile. The core losses and
the copper loss for each of the specific loading conditions,
shown in Fig. 8, are evaluated. Using this information, the
energy loss over one year period is evaluated. Similarly, the
volume of both the core and the copper is also calculated.
4) Air gap length: The liquid cooling effectively removes
the heat generated due to the copper losses and allows design-
ers to reduce the constant losses (mostly core losses) by in-
creasing the number of turns N . This leads to an improvement
in the energy efficiency. However, a larger number of turns also
results in larger air gap, which leads to higher fringing flux.
The solution is to use several small air gaps, which is achieved
by using the discrete core blocks. The length of each of these
air gaps and core blocks is limited to 2.5 mm and 30 mm,
respectively. If any of these quantities is violated, the solution
is discarded.
5) Temperature estimation: The core and the copper losses
are evaluated at the rated load conditions and the results are
fed to the thermal network shown in Fig. 7(b). By solving the
thermal network, temperature of the core (Tfe) and the coil
(Tcu) is obtained. This gives the worst case temperature rise. If
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TABLE III
PARAMETER VALUES OF THE SELECTED DESIGN.
Item Value Item Value Item Value
N 25 Ac 30200 mm2 Bm 1.36 T
Ww 140 mm J 4.08 A/mm2 Wc 33 mm
Acu 396 mm2 Hw 980 mm ks 0.92
kw 0.6 Tc 12 mm m 2
ki 0.96 α 1.55 β 1.87
the temperature rise is above the prescribed value, the solution
is discarded and the optimization steps are again executed for
a new set of free variables.
V. DESIGNED PARAMETERS AND VOLUMETRIC
COMPARISON
The energy loss and the volume of the inductor are closely
coupled and competes with each other. For example, In a
given system, the reduction in the volume often leads to the
rise in the losses. As a result, there is no unique solution
to the optimization problem. A non-inferior (Pareto optimal)
solution is obtained as shown in Fig. 10, where the reduction
in the energy loss requires increase in the volume. Out of these
several possible design solutions, one that suits the application
the most, has been selected. The parameter values of the
selected design are given in Table III.
The volume of the inductor is 187.1 ltr. and the energy loss
over one year span is 72899 kWh. The coils are designed
to carry the rated current (1154 A) and can be wound using
copper bars. The major harmonic component in the coil current
is at 1.8 kHz and at this frequency, the increase in the ohmic
losses in the ac resistance of the coil due to skin effect is
insignificant. Therefore, the use of the copper bars for the
coils is considered.
The core losses and the copper losses at the full load
conditions are 7.09 kW and 9.67 kW, respectively. The coolant
flow in each of the duct is taken to be 0.06 l/s and the duct
diameter Dd is 0.01 m. The inlet temperature of the coolant
is assumed to be 20◦C. The core temperature at the rated load
is calculated to be 74 ◦C, whereas the temperature of the coil
is found to be 86 ◦C.
A. Volumetric comparison
The magnetic integration leads to a reduction in the size
of the inductor. This has been demonstrated by comparing
the volume of the integrated inductor with the volume of the
inductors in a separate inductor case. The values of the current
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Fig. 11. Simulation results. (a) Flux density waveform in the limb of phase
a, (b) Output current of the high-side converter Ih, (c) Current through the
shunt branch of the LCL filter, (d) Current through the open-end transformer
windings.
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Fig. 12. Photo of the implemented inductor.
density of the copper, the maximum flux density in the core
and the number of turns N are taken to be the same in both the
cases. The volume of the magnetic material of the integrated
inductor is calculated to be 132.2 ltr, compared to the 177.3
ltr. for the separate inductors. This demonstrates around 25.4%
reduction in the magnetic material, which translates to 314 kg
reduction in the weight of the magnetic material (assuming
the use of the grain oriented steel).
VI. SIMULATION AND HARDWARE RESULTS
The time domain simulations have been carried out using
PLECS. The parameters used in the simulations are specified
in Table I. The integrated inductor is modeled using the
magnetic toolbox, which uses the permanence model.
The converter is operated at the rated power and the
simulated flux density waveform in one of the limb is shown
in Fig. 11(a). The output current of the HSC is shown in Fig.
11(b), which has a major harmonic component at 2nd carrier
frequency harmonic. The shunt branch of the LCL filter offers
low impedance path to the harmonic components, as shown
in Fig. 11(c). As a result, the injected grid currents have the
desired waveform quality, as shown in Fig. 11(d).
A small scale prototype has been built to verify the
effectiveness of the proposed inductor. The specifications of
2270
V
aa
′ (250 V/div.)
IaH (20 A/div.)
ΔIa (5 A/div.)
Iag (20 A/div.)
Fig. 13. Experimental results with the system operated at the rated load. Ch1:
Voltage across the shunt capacitive branch of phase a of an LCL filter, Ch2:
Phase a current of the high side converter, Ch3: Current through the shunt
branch of the LCL filter, Ch4: Phase a grid current.
0 50 100 150
10−5
10−2
101
Harmonic order
C
u
rr
en
t
(A
) BDEW limits (11 kVA)
Measured grid current
Fig. 14. Harmonic spectra of the measured grid current and associated BDEW
harmonic injection limits.
the small scale system is given in Table II. The integrated
inductor is realized using the standard laminated steel (0.35
mm) and the coils are wound using the AWG 11. Each coils
have 102 turns and the length of the air gap is 2.014 mm.
The photo of the inductor prototype is shown in Fig. 12.
The converter-side inductance is 9 mH (0.195 pu) and the
capacitance of the shunt branch is 24 μF (0.11 pu). The dc-
link voltage was derived from the dc power supply and the ac
power source from the California Instruments (MX-35) was
used to emulate the grid. The converter was operated at the
rated load conditions and the experimental results are shown in
Fig. 13. The harmonic spectra of the injected current is shown
in Fig. 14, where it is evident that the harmonic injection limits
are obeyed.
VII. CONCLUSION
An integrated inductor for the the dual-converter fed open-
end transformer topology is proposed. The dual-converter sys-
tem often comprises of two identical VSCs. These two VSCs
use two separate converter-side inductors for the LCL filter
implementation. For the dual-converter system, the output
currents of the given phase of both VSCs are equal. This
property of the dual-converter system is exploited to cancel out
the flux in one of the yokes of both the inductors through the
magnetic integration. Moreover, a multi-objective optimization
has been performed to identify best possible solutions which
leads to the minimization of the energy loss and minimization
of the volume of the inductor. The size reduction achieved
through magnetic integration is demonstrated by comparing
the volume of the proposed solution with the separate inductor
case. The integrated inductor leads to 25.4% reduction in the
volume of the magnetic material. This translates to 314 kg
reduction in the weight of the magnetic component for the 6.6
MVA, 3.3 kV WECS system. The performance of the filter
has been verified by simulation and experimental studies.
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Abstract—Many high power converter systems are often con-
nected to the medium voltage network using a step-up trans-
former. In such systems, the converter-side windings of the trans-
former can be configured as an open-end and multi-level voltage
waveforms can be achieved by feeding these open-end windings
from both ends using the two-level dual-converter. An LCL filter
with separate converter-side inductors for each of the converter is
commonly used to attenuate the undesirable harmonic frequency
components in the grid current. The magnetic integration of the
converter-side inductors is presented in this paper, where the flux
in the common part of the magnetic core is completely canceled
out. As a result, the size of the magnetic component can be
significantly reduced. A multi-objective design optimization is
presented, where the energy loss and the volume are optimized.
The optimization process takes into account the yearly load
profile and the energy loss is minimized, rather than minimizing
the losses at a specific operating point. The size reduction
achieved by the proposed inductor is demonstrated through a
comparative evaluation. Finally, the analysis is supported through
simulations and experimental results.
Index Terms—Voltage source converters (VSC), dual-converter,
filter design, open-end transformer topology, multi-objective
optimization, integrated inductor, harmonic filter, magnetic inte-
gration
I. INTRODUCTION
Many high power converter systems are often connected to
the medium voltage network and a step-up transformer is used
to match the voltage levels of the converter with the medium
voltage grid. In some applications, the transformer is also
required for providing galvanic isolation. In such systems, the
converter-side windings of the transformer can be configured
as an open-end. This open-end transformer winding can be
fed from both the ends using the two-level Voltage Source
Converters (VSCs) [1], as shown in Fig. 1. The number of
levels in the output voltages is the same as that of the three
level Neutral point clamped (NPC) converter and each of the
two-level VSC operates with the half of the dc-link voltage
than the dc-link voltage required for the three level NPC.
This enables simple and proven two-level VSC to be used in
medium voltage applications. For example, 3.3 kV converter
system can be realized using the dual-converter with two-level
VSCs having a switch voltage rating of 4.5 kV. However,
Common Mode (CM) circulating current flows through the
closed path if both the VSCs are connected to a common
dc-link. The CM circulating current can be suppressed either
by using the CM choke [2], [3] or by employing a proper
Pulse Width Modulation (PWM) scheme to ensure complete
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Fig. 1. The system configuration of the dual converter fed open-end winding
transformer topology with two separate dc-links. The open-end primary
windings are fed from two-level voltage source converters.
elimination of the CM voltage [4], [5]. However, in many
applications, isolated dc-links can be derived from the source
itself and such extra measures for CM circulating current
suppression may not be required. For example, the isolated
dc-links can be obtained in
1) PhotoVoltaic (PV) systems by dividing the total number
of arrays into two groups to form separate dc-links [1].
2) Wind Energy Conversion System (WECS): isolated dc-
links can be obtained by using a dual stator-winding
generator [6].
Therefore the analysis presented in this paper is mainly fo-
cused on the dual converter fed open-end transformer topology
with two separate dc-links.
For the grid-connected applications, utilities impose strin-
gent harmonic current injection limits. In order to obey
this limits, high-order harmonic filter is often employed. An
LCL harmonic filter is commonly used in high power grid-
connected applications [7] and one of the possible arrangement
of the LCL filter for the dual-converter fed open-end trans-
former topology is shown in Fig. 1. The leakage inductance
of the transformer is considered to be a part of the grid-side
inductor of the LCL filter. Two VSCs (denoted as High-Side
Converter (HSC) and Low-Side Converter (LSC) in Fig. 1)
are connected to a common shunt capacitive branch of the
LCL filter through the converter-side inductors LfH and LfL ,
0885-8993 (c) 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
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respectively. The magnetic integration of the LfH and LfL is
presented in this paper. As a result of this magnetic integration,
the flux in the common part of the magnetic core is completely
canceled out. This leads to substantial reduction in the size of
the converter-side inductor.
The detailed design procedure for the proposed integrated
inductor is also presented in this paper. For proper design, It
is important to investigate the design trade-offs and choose an
optimum solution. The optimization can be performed with
an objective to minimize losses, volume or cost. An analyt-
ical optimization to minimize winding losses is presented in
[8]–[10]. The procedure to optimize the inductor volume is
presented in [11]. However, the volume optimized design may
have higher losses. Therefore it is important to investigate the
tradeoff between losses and volume, which can be achieved by
performing multi-objective optimization. The multi-objective
optimization of the LC output filter is presented in [12], where
the optimization is carried out for a specific loading condition.
However the obtained solution may not be optimal when the
load varies in a large range. Therefore, the mission profile
based multi-objective optimization approach for the proposed
integrated inductor has been adopted in this paper.
This paper is organized as follows: The operation principle
of the dual-converter fed open-end transformer topology is
briefly discussed in Section II. The magnetic structure of
the proposed integrated inductor is described in Section III.
Section IV discusses the design procedure in general and
the multi-objective optimization of the integrated inductor.
The size reduction achieved by the magnetic integration is
also demonstrated by comparing the volume of the integrated
inductor with the separate inductor case for the 6.6 MVA, 3.3
kV WECS and it is presented in Section V. The simulation
and the experimental results are finally presented in Section
VI.
II. DUAL-CONVERTER FED OPEN-END TRANSFORMER
TOPOLOGY
The operation of the dual-converter fed open-end trans-
former converter is briefly described in this section. The dual-
converter system consists of the HSC and the LSC is shown
in Fig. 1. A Two-level VSC is used for both the HSC and the
LSC.
The reference voltage space vector
−→
V ∗ is synthesized by
modulating the HSC and the LSC. The magnitude of the
reference voltage space vectors of the HSC and the LSC is
half than that of the desired reference voltage space vector−→
V ∗ (|−→V ∗H | = |
−→
V ∗L | = |
−→
V ∗|/2). The reference voltage space
vector angle of the HSC is the same as that of the desired
voltage space vector (ψH = ψ), whereas the reference voltage
space vector angle of the LSC is shifted by an angle 180◦
(ψL = ψH + 180
◦), as shown in Fig. 2.
From Fig. 1, the voltage across the shunt capacitive branch
Cf of the LCL filter is given as
Vxx′ = (VxHoH−VxLoL)−LfH
dIxH
dt
−LfL
dIxL
dt
+VoHoL (1)
where the subscript x represents the phases x = {a, b, c}. As
the dc-links are separated, the common-mode components of
−−→
VH1
−−→
VH2
−−→
VH3
−−→
VH4
−−→
VH5
−−→
VH6
−→
V ∗H
ψH
(a)
−−→
VL1
−−→
VL2
−−→
VL3
−−→
VL4
−−→
VL5
−−→
VL6
−→
V ∗L
ψL
(b)
Fig. 2. Reference voltage space vector and its formation by the geometrical
summation. (a) Reference voltage space vector for the HSC, (b) Reference
voltage space vector for the LSC.
the voltages in (1) do not drive any common-mode circulating
current. As a result, only the differential mode current would
flow through the inductors. From Fig. 1, the converter-side
current of the HSC can be obtained as
IxH = Ixg +ΔIx (2)
where Ixg is the current through the low-voltage side of the
transformer winding and ΔIx is the current through the shunt
branch of the LCL filter. Similarly, the converter-side current
of the LSC is given as
IxL = Ixg +ΔIx (3)
From (2) and (3), it is evident that the converter-side currents
of the HSC and the LSC are equal:
IxH = IxL = Ix (4)
where IxH and IxL are the phase x currents of the HSC and
LSC, respectively. Assuming LfH = LfL = Lf/2 and using
(1) and (4), the voltage across the converter-side inductor is
given as
Lf
dIx
dt
= VxHx+Vx′xL = (VxHoH −VxLoL)−Vxx′ +VoHoL (5)
where Lf is the equivalent converter-side inductance of the
LCL filter. A single magnetic component with the inductance
Lf is realized by the magnetic integration of the LfH and LfL
and the structure is discussed in the following section.
III. INTEGRATED INDUCTOR
The size and weight of the magnetic components can be
reduced through magnetic integration [13]–[17]. For a three-
phase three-wire systems, the sum of the phase currents is
always zero. This property is exploited in three-phase mag-
netic structure, where three single-phase magnetic components
are combined to achieve smaller three-phase single magnetic
structure. The principle of magnetic integration in a power
electronic circuit was introduced for the DC-DC converters
in [18], where two inductors are magnetically integrated
into single magnetic component without compromising the
functionality, while significantly reducing the size, weight, and
losses. The integration of the converter-side inductor and the
grid-side inductor of the harmonic LCL filter is proposed in
[19] and the volume reduction is demonstrated. In many grid-
connected applications, transformers are used to match the
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Fig. 3. Magnetic structure. (a) Separate inductors for the HSC and the LSC, (b) Flux cancellation through magnetic integration, (c) Proposed integrated
inductor.
converter voltage level with the grid voltage level. In such
systems, the functionalities of the harmonic filter inductors
and the transformer can be integrated into single magnetic
component [20].
The magnetic integration of the converter-side inductors
of the HSC and LSC of the dual-converter fed open-end
transformer topology is presented in this paper. A three-phase
inductor is chosen for the illustration due its wide-spread use
in the high power applications. However, it is important to
point out that the same analysis can be used for the single-
phase inductor as well.
The magnetic structure of the three-phase three-limb
converter-side inductor for both the HSC and the LSC are
shown in Fig. 3(a). These two inductors can be magnetically
integrated as shown in Fig. 3(b), where both the inductors
share a common magnetic path. The magnetic structure has
six limbs, on which the coils are wound. The upper three
limbs belong to the LfH , whereas the lower three limbs receive
the coils corresponding to the LfL . The upper limbs are
magnetically coupled using the top bridge yoke, whereas the
lower three limbs are magnetically coupled using the bottom
bridge yoke. The upper and the lower limbs share a common
yoke, as shown in Fig. 3(b).
Considering three-phase three-wire system
Ia + Ib + Ic = 0 (6)
and at a particular instance
Ia = −(Ib + Ic) (7)
The flux distribution in the magnetic structure for this case
(the positive value of the Ia and the negative values of the Ib
and Ic) is shown in Fig. 3(b).
The simplified reluctance model of this magnetic structure
is shown in Fig. 4, where L, g , and Y are the reluctances
of the limb, the air gap, the top and the bottom bridge
yokes, respectively. The leakage flux path is represented by
the reluctance σ . The reluctance of the common yoke is
represented as Y 1. φaH , φbH , and φcH are the fluxes in the
upper three limbs whereas φaL , φbL , and φcL are the fluxes
in the lower three limbs. φ1, and φ2 represent the fluxes in
the common yokes, as shown in Fig. 4. By exploiting the
unique property of open-end transformer topology, in which
g
L
σ
g
L
σ
g
L
σ
g
L
σ
g
L
σ
g
L
σ
+−NIaH
+−NIbH
+−NIcH
+−NIaL
+− +−Y 1
Y Y
Y Y
φ1
φ2
φaH φbH φcH
φaL φbL φcL
φaH,σ φbH,σ φcH,σ
φaL,σ φaL,σ φaL,σNIcL NIcL
Fig. 4. Simplified reluctance model of the magnetic structure shown in Fig.
3(b).
the converter-side current of a particular phase of the HSC
and LSC is always equal (IxH = IxL = Ix) and By solving
the reluctance network, the fluxes in the common yokes are
obtained as
φ1 = 0, φ2 = 0 (8)
The flux components in the common yoke (φ1 and φ2) are zero
and therefore the common yoke can be completely removed,
as shown in Fig. 3(c). The integrated inductor has only two
yokes, compared to four in the case of the separate inductors.
As a result, substantial reduction in the volume of the inductor
can be achieved through magnetic integration of LfH and LfL .
For the integrated inductor, the induced voltage across the
coil aH is given as
VaHa = LaHaH
dIaH
dt
− LaHbH
dIbH
dt
− LaHcH
dIcH
dt
+ LaHaL
dIaL
dt
− LaHbL
dIbL
dt
− LaHcL
dIcL
dt
(9)
For the magnetic structure shown in Fig. 3(c), the reluctance
of the central limb is 2(g + L), whereas the reluctance of
the side-limbs is 2(g + L + Y ). This introduces some
asymmetry in three-phase system. However, the reluctance of
the air gap g is very large compared to the reluctance of
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the magnetic path (both L and Y ). Moreover, the length
of the yoke is also small compared to the length of the limbs
for the commercially available cores [21]. For the magnetic
structure shown in Fig. 3(c), L/Y is typically in the range
of 5-7. As a result, Y can be neglected and the magnetic
structure can be assumed symmetrical. With this assumption,
the self-inductance of each of the coils is obtained as
Ls = N
2
[
1
σ(1 + Lσ +
g
σ )
+
1
3g(1 + Lσ +
g
σ )(1 +
L
g )
]
(10)
The mutual inductance between the two coils of the same
phase can be obtained as
LxHxL = kxHxLLs = Ls
[ 1 + Lσ + gσ
1 + 3Lσ + 3
g
σ
]
(11)
where kxHxL is the coupling coefficient between the coils that
belong to the same phase. The mutual inductance between the
two coils of the different phases are given as
M = LaHbH = LbHcH = LcHaH
=
1
2
Ls
[ 1 + Lσ + gσ
1 + 3Lσ + 3
g
σ
][ 1
1 + Lσ +
g
σ
] (12)
Substituting the inductance values in (9) yields
VaHa = Ls(1 + kxHxL)
dIa
dt
− 2M(dIb
dt
+
dIc
dt
) (13)
Using (6) and (13), the induced voltage across the coil aH is
given as
VaHa = [Ls(1 + kxHxL) + 2M ]
dIa
dt
(14)
Similarly, the induced voltage across the coil aL is given as
Va′aL = [Ls(1 + kxHxL) + 2M ]
dIa
dt
(15)
Using (5), (14), and (15), the equivalent inductance is obtained
as
Lf = 2[Ls(1 + kxHxL) + 2M ] (16)
Assuming σ >> L, σ >> g , and g >> L, the
simplified expression for the Lf is obtained as
Lf ≈ 2N
2
g ≈
2μ0N
2A
′
g
lg
(17)
where μ0 is the permeability of the free space, lg is the length
of the air gap of one limb and A
′
g is the effective cross-
sectional area of the air gap after considering the effects of
the fringing flux. The effective cross-sectional area of the air
gap Ag′ is obtained by evaluating the cross-section area of the
air gap after adding lg to each dimension in the cross-section.
IV. DESIGN OF THE INTEGRATED INDUCTOR
A design methodology is demonstrated in this section by
carrying out the design of the integrated inductor for the
high power WECS. The system specifications of the WECS
is given in Table I. The WECS operates with the power factor
close to unity. In this case, the 60◦ Discontinuous Pulse-Width
Modulation (commonly referred to as a DPWM1 [22]) scheme
TABLE I
SYSTEM SPECIFICATIONS AND PARAMETERS FOR SIMULATION AND
HARDWARE STUDY
Parameters Simulations Experiment
Power S 6.6 MVA (6 MW) 11 kVA (10 kW)
Switching frequency fsw 900 Hz 900 Hz
AC voltage (line-to-line) Vll 3300 V 400 V
Rated current 1154 A 15.8 A
DC-link voltage (VdcH = VdcL ) 2800 V 330 V
Modulation index range 0.95 ≤ M ≤ 1.15 0.95 ≤ M ≤ 1.15
Lg (including transformer leakage ) 525 μH (0.1 pu) 4.2 mH (0.1 pu)
0 50 100 150
10−2
10−1
100
Harmonic order
M
ag
n
it
u
d
e
(a)
0 50 100 150
10−2
10−1
100
Harmonic order
M
ag
n
it
u
d
e
(b)
Fig. 5. Simulated harmonic spectrum of the switched voltages with the
modulation index M = 1 and the switching frequency of 900 Hz. (a) Switched
output voltage of the high-side converter VaHoH (normalized with respect to
the Vdc/2), (b) Resultant voltage (VaHoH −VaLoL ) (normalized with respect
to the Vdc).
could result up to 50% switching loss reduction compared to
the continuous modulation scheme. Therefore DPWM1 is used
to modulate the HSC and the LSC. Using this specifications,
design of the integrated inductor is carried out and the design
steps are illustrated hereafter.
A. Value of the converter-side inductor Lf
The harmonic spectra of the switched output voltage of the
HSC is shown in Fig. 5(a). The major harmonic components in
the switched output voltage of the individual converter appears
at the carrier frequency (900 Hz), whereas these components
are substantially reduced in the resultant voltage, as shown
in Fig. 5(b). The spectrum comprises the maximum values of
the individual voltage harmonic components of the resultant
voltage, over the entire operating range is obtained and it is
defined as a Virtual Voltage Harmonic Spectrum (VVHS) [23].
The LCL harmonic filter is designed such that the enough
impedance is offered to the harmonic frequency components
so that the individual harmonic components of the injected
grid-currents remain within the specified limits.
The harmonic current injection limit for a generator con-
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TABLE II
BDEW HARMONIC CURRENT INJECTION LIMITS FOR THE WECS
CONNECTED TO THE 10 KV MEDIUM VOLTAGE NETWORK
Harmonic Order h Current Injection Limit (A/MVA/SCR)
5 0.019
7 0.027
11 0.017
13 0.013
17 0.007
19 0.006
23 0.004
25 0.003
odd-ordered 25 < h < 40 0.075 / h
Even-ordered h < 40 0.02 / h
40 < h < 180 0.06 / h
nected to the medium-voltage network, specified by the Ger-
man Association of Energy and Water Industries (BDEW)
[23]–[25], is considered in this paper. The permissible har-
monic current injection is determined by the apparent power
of the WECS and the Short-Circuit Ratio (SCR) at the Point of
the Common Coupling (PCC). The maximum current injection
limit of the individual harmonic components up to 9 kHz
is specified in the standard and the limits for the WECS
connected to the 30 KV medium-voltage network are given
in Table II. Special limits are set for the odd-ordered integer
harmonics below the 25th harmonic, as given in Table II. The
SCR is taken to be 20 and the allowable injection limits of
individual harmonic components on the low voltage side (3300
V) for the 6.6 MVA WECS are calculated.
Using VVHS and the specified values of the permissible
harmonic injection, the required admittance for the hth har-
monic component is obtained as
Y ∗h =
I∗h,BDEW
Vh,V V HS
(18)
where I∗h,BDEW is the specified BDEW current injection limit
of the hth harmonic component (refer to [24]) and Vh,V V HS
is the maximum values of the hth harmonic components over
the entire operating range. The value of the filter parameters
are then chosen such that the designed filter has a lower
admittance than the required value of the filter admittance
for all the harmonic frequency components of interest (upto
180th harmonic frequency component in case of the BDEW
standard) [26], [27].
For the LCL filter, the filter admittance is given as
YLCL(s) =
Ig(s)
VPWM (s)
∣∣∣∣∣
Vg=0
=
1
LfLgCf
1
s(s2 + ω2r,LCL)
(19)
Using this expression the filter admittance for individual
harmonic frequency component is evaluated and the values
of the LCL filter components are obtained. Once the value of
Lf is obtained, an optimized design can be carried out.
B. Core Loss Modeling
The Improved Generalized Steinmetz Equation (IGSE) [28],
[29] is used to calculate the core losses. The core losses per
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H
,e
r
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ψ
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V 0(000)−→
V 7(111)
Fig. 6. The active and zero vectors to synthesize given reference vector and
corresponding error voltage vectors.
unit volume is given as
Pfe,v =
1
T
T∫
0
ki|dB(t)
dt
|α(ΔB)β−αdt (20)
where α, β and ki are the constants determined by the material
characteristics. ΔB is the peak-to-peak value of the flux
density and T is the switching interval. The flux waveform
has major and minor loops and these loops are evaluated
separately.
1) Major Loop: Assuming the inductance value to be
constant, the flux density in the limb is given as
Bx(t) =
LfIx,f (t)
2NAc
(21)
where Ac is the cross-sectional area of the limb, Ix,f is the
fundamental component of the current.
2) Minor Loop: The reference space vector
−→
V ∗H and
−→
V ∗L are
synthesized using active and zero voltage vectors and the volt-
second balance is maintained by choosing appropriate dwell
time of these vectors. The application of the discrete vectors
results in an error between the applied voltage vector and the
reference voltage vector, as shown in Fig. 6 for the HSC. The
error voltage vector during the kth state in a switching cycle
is given as
−→
V H,err,k =
−→
Vk −−→VH (22)
where
−→
VH is the reference space vector and
−→
Vk is the VSC
voltage vector during kth state. When the space voltage vector
is in sector I (0◦ ≤ ψ ≤ 60◦), −→Vk = {−→V1,−→V2,−→Vz}. Similarly,
the error voltage vectors for the LSC also exists due to the
finite sampling. These error voltage vectors lead to the minor
loop in the flux density waveform and it is evaluated by
performing time integral of the error voltage vector.
The time integral of the error voltage vector is known
as the harmonic flux vector [30], [31] and the difference
of the harmonic flux vectors of the HSC and the LSC are
directly proportional to the flux in the integrated inductor. In
the reference frame, rotating synchronously at the fundamental
frequency, the instantaneous error voltage vectors can be
decomposed into d-axis and the q-axis components as (see
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Fig. 6)
−→
V H,err,1 =
2
3
Vdc{(cosψH − 3
4
M)− j sinψH}
−→
V H,err,2 =
2
3
Vdc{[cos(60◦ − ψH)− 3
4
M ]
+ j sin(60◦ − ψH)}
−→
V H,err,z = −1
2
VdcM
(23)
Similarly, the d-axis and the q-axis components of instanta-
neous error voltage vectors of the LSC are also obtained. Then
the difference of the d-axis components of the harmonic flux
vectors of the HSC and LSC and the difference of the q-axis
components of the harmonic flux vectors of the HSC and LSC
are evaluated separately as
Bac,d(t) =
1
2NAc
∫
(
−→
V H,err,d −−→V L,err,d)dt
Bac,q(t) =
1
2NAc
∫
(
−→
V H,err,q −−→V L,err,q)dt
(24)
Using the d-axis and the q-axis components, the ripple com-
ponent of the flux density in the limb corresponding to the
phase a is obtained as
Ba = Bac,d cosψ −Bac,q sinψ (25)
The VSCs are assumed to be modulated using the asym-
metrical regularly sampled PulseWidth Modulation (PWM),
where the reference voltage space voltage vector is sampled
twice in a carrier cycle.
Using this information, the core loss calculations have been
carried out for the major loop and each of the minor loops
using (20). Then, the total core losses are obtained as
Pfe = Pfe,vVfe (26)
where Vfe is the volume of the magnetic core.
C. Copper Loss Modeling
The copper loss is evaluated by considering the ac resis-
tance of the winding, which takes into account the skin and
proximity effects [32]. The total winding losses of all six coils
are [33]
Pcu = 6Rdc
∞∑
h=1
kphI
2
xh
(27)
where
kph =
√
hΔ
[ sinh(2√hΔ) + sin(2√hΔ)
cosh(2
√
hΔ)− cos(2√hΔ)
+
2
3
(m2 − 1) sinh(
√
hΔ)− sin(√hΔ)
cosh(
√
hΔ) + cos(
√
hΔ)
] (28)
and Δ = Tc/δ and Rdc and Rac are the dc and the ac
resistance of the coil, respectively. m is the number of layers in
the coil, Tc is the thickness of the conductor, and δ is the skin
depth. Ixh is the hth harmonic frequency component of the
line current Ix. The harmonic spectrum of the resultant voltage
is obtained analytically [14] and the hth harmonic frequency
component of the line current Ix is obtained as
Ixh = YH,LCLVh (29)
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Fig. 7. Simplified thermal model of the integrated inductor. Pfe and Pcu
are the core and copper losses, respectively.
where Vh is the hth harmonic frequency component of the
resultant phase voltage and YH,LCL is the admittance offered
by the LCL filter to the hth harmonic frequency component.
D. Thermal Modeling
The liquid cooling for the inductor is considered and the
cooling arrangement is shown in Fig. 7(a). The semi-circular
aluminum cooling plates with the duct to carry the coolant is
considered. This cooling plate is electrically insulated using
the epoxy resin. As the heat transfer is anisotropic for the
laminated steel, two cooling plates along the edges that are
perpendicular to the lamination direction are considered. The
hot spot temperature in both the core and the coil (Tfe and
Tcu, respectively) is estimated using the equivalent thermal
resistance network [34], shown in Fig. 7(b). For the simplicity
of the analysis, the temperature in the core and the coil is
assumed to be homogeneous.
The heat transfer mechanism due to the convection and
the radiation is considered, where Rcv(f−w) and Rcv(c−w)
are the convection thermal resistance between the core and
coolant (water) and between the coil and coolant, respectively.
Similarly, Rr(f−a) and Rr(c−a) represent the radiation thermal
resistance between the core and the ambient and between
the coil and the ambient, respectively. The radiation thermal
resistance value is obtained using the formulas presented in
[34].
The thermal resistance between the cooling plate and the
coolant is given as
R(cp−w) =
1
hcp−wAcp−w
(30)
where hcp−w is the heat transfer coefficient and Acp−w is the
coolant contact surface. The heat transfer coefficient is
hcp−w = 3130
( q
785.4D2d
)0.87
(100Dd)
−0.13 (31)
where q is the coolant flow rate in [l/s] and Dd is the diameter
of the duct in [m]. The thermal resistance between the core
and duct surface is given as
R(f−cp) =
2Leq
λcp(Acpf + πDdLd)
+
Ti
λiAcpf
(32)
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Fig. 8. Wind profile and associated output power of a typical 6 MW wind
turbine.
where Leq is the equivalent distance from the cooling surface
to the duct, Acpf is the contact area of the cooling plate
with the core, Ld is the length of the duct, and λcp is the
thermal conductivity of the aluminum. Ti is the thickness
of the insulation and λi is the thermal conductivity of the
insulation. Using (30) and (32), the thermal resistance between
the core and the coolant is obtained as
Rcv(f−w) = R(f−cp) +R(cp−w) (33)
In a similar manner, the thermal resistance between the coil
and the coolant Rcv(c−w) can be also obtained. However, in
the heat flow path of the copper losses, there is an additional
layer of the insulation material, which is represented as Rwi
in Fig.7(b).
E. Loading Profile and Energy Yield
The typical wind profile and the power output of a wind
turbine over an one year span is shown in Fig. 8. As it is
evident from Fig. 8, the power processes by the converter
varies in large range and optimizing the inductor for a spe-
cific loading condition may result in the suboptimal overall
performance. Therefore, instead of optimizing the inductor
efficiency at specific loading condition, the energy loss is
minimized. In addition to the energy loss minimization, the
volume minimization is also considered and multi-objective
optimization has been carried out. The energy loss (kWh) per
year is calculated using the loading profile and loss modeling
and it is used into the optimization algorithm.
F. Optimization Process
The multi-objective optimization has been performed, which
minimize a vector of objectives F (X) and returns the optimal
parameters values of X .
minF (X) (34)
where
F (X) = [F1(X), F2(X)] (35)
where F1(X) returns the energy loss (kWh). The total loss
(Pfe + Pcu) are evaluated for each of the loading conditions
and the total energy losses (kWh) are obtained as
F1(X) =
1
1000
j∑
i=1
(Pfei + Pcui)Ti (36)
TABLE III
VALUES OF Lf AND Cf OF THE LCL FILTER
Parameters Values
Lf 1200 μH (0.22 pu)
Shunt capacitance Cf + Cd 289 μF (0.15 pu)
where Ti is the time in hours during which the WECS output
power is Pi and associated losses are (Pfei + Pcui ).
F2(X) returns the volume of the active parts of the inductor
(ltr.) and it is given as
F2(X) = (Vfe + Vcu) ∗ 1000 (37)
where Vfe is the volume of the magnetic material and Vcu is
the total volume of all the coils. The volume of the magnetic
material is obtained as
Vfe = Ac
(
6Wl + 4Ww + 3(Hw − lg)
)
(38)
where Ac is the cross-sectional area of the core, Wl is the
width of the limb, Ww is the width of the window, Hw is the
height of the window, and lg is the length of the air gap. The
copper volume is given as
Vcu = 6NlmtAcu (39)
where N is the number of turns, lmt is the mean length of
the turn, and Acu is the cross-sectional area of the coil. The
parameters that are optimized are
X = [N Bm J mWc]
T (40)
where Bm is the maximum flux density and J is the current
density. Wc is the width of the coil ( refer Fig. 3(c)). Once
the system specifications and the constraints are defined, the
optimization has been carried out. As the number of turns
N and the number of layers m only take the integer values,
mixed-integer optimization problem has been formulated. The
steps followed for optimizing the system specified in Table I
is shown in Fig. 9 and explained briefly hereafter.
1) Step 1: Value of the converter-side inductor Lf : The
leakage inductance of the transformer is considered as a part
of the grid-side inductor Lg and the use of any additional
inductor is avoided. Therefore, the value of the Lg is fixed
and the values of the Lf and Cf are obtained while observing
the following constraints:
1) Ih < I
∗
h where h is the harmonic order (2 ≤ h ≤ 180)
2) Reactive power consumption in shunt branch ≤ 15% of
rated power.
The required value of the filter admittance is obtained using
(18) and the values of the LCL harmonic filter is chosen to
ensure that the admittance offered by the designed filter is
lower than the required value of the filter admittance for all
the individual harmonic components, as shown in Fig. 10. The
calculated values of the Lf and Cf are listed in Table III.
2) Step 2: Derive dependent design variables: The depen-
dent design variable are derived from the free design variables
and the system specifications. The cross-sectional area of the
core is obtained as
Ac =
LfImax
2NBm
(41)
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System specifications
S, Vll, VdcH , VdcL , Lg
Obtain the values of the Lf , Cf
Constraints: 1. Ih < I∗h , 2. Reactive
power consumption ≤ 15% of S
VVHS,I∗h
Set initial values, lower bound, and
upper bound of the free parameters X
X = [N Bm J Wl Ww Wc]
T
Multi-objective optimization
Vary free parameters X
Derive dependent parameters
Ac, Acu, Hw , Tc, Rdc etc.
Calculate energy loss F1(X)
Calculate volume F2(X)
loss model
Load profile
Each point in the parameter space
considered?
Evaluate losses at rated load
Core and coil temperature withinh
the limit?
Store Pareto optima (noninferior solution)
Choose approriate solution
Fine tune the length of
the air gap using FEA
Yes
Yes
No
No
Fig. 9. Block diagram, which illustrates the steps of the optimization
procedure.
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Fig. 10. Admittance variation of the designed filter along with the required
value of the filter admittance.
where Imax is the rated current. The dimensions of the core
is then obtained as WlDl = Ac/ks, where ks is the stacking
factor. For simplicity, Wl = Bl is assumed in this study. The
cross-section area of the conductor is obtained as
Acu = WcTc =
Imax
J
(42)
TABLE IV
PARAMETER VALUES OF THE SELECTED DESIGN.
Item Value Item Value Item Value
N 25 Ac 30200 mm2 Bm 1.36 T
Ww 140 mm J 4.08 A/mm2 Wc 33 mm
Acu 396 mm2 Hw 980 mm ks 0.92
kw 0.6 Tc 12 mm m 2
ki 0.96 α 1.55 β 1.87
3) Step 3: Objective function evaluation: The objective
functions F1(x) and F2(x) are evaluated for the given set of
parameters and specific mission profile. The core losses and
the copper loss for each of the specific loading conditions,
shown in Fig. 8, are evaluated. Using this information, the
energy loss over one year period is evaluated. Similarly, the
volume of both the core and the copper is also calculated.
4) Step 4: Air gap length: The liquid cooling effectively
removes the heat generated due to the copper losses and
allows designers to reduce the constant losses (mostly core
losses) by increasing the number of turns N . This leads to an
improvement in the energy efficiency. However, for a given
value of the inductance, a larger number of turns also requires
larger air gap, which leads to higher fringing flux. The solution
is to use several small air gaps, which is achieved by using
the discrete core blocks. The length of each of these air gaps
and core blocks is limited to 2.5 mm and 30 mm, respectively.
If any of these quantities is violated, the solution is discarded.
5) Step 5: Temperature estimation: The core and the copper
losses are evaluated at the rated load conditions and the results
are fed to the thermal network shown in Fig. 7(b). By solving
the thermal network, temperature of the core (Tfe) and the coil
(Tcu) is obtained. This gives the worst case temperature rise. If
the temperature rise is above the prescribed value, the solution
is discarded and the optimization steps are again executed for
a new set of free variables.
6) Step 6: Pareto optima solutions: The energy loss and
the volume of the inductor are closely coupled and competes
with each other. For example, In a given system, the reduction
in the volume often leads to the rise in the losses. As a result,
there is no unique solution to the optimization problem and
several noninferior solutions (Pareto front) are obtained. These
solutions are stored. Depending upon the application, suitable
design (out of these noninferior solutions) is chosen.
7) Step 7: FEA analysis: The length of the air gap during
the optimization process is obtained using the simplified
reluctance model. This may lead to the inductance value to
deviate slightly from the desired value. Moreover, other non
linearities are also neglected in the simplified model and it is
very necessary to perform the Finite Element Analysis (FEA)
to fine tune the length of the air gap so that the desired value of
the inductance can be obtained. This has been achieved using
by performing ‘Optimetrics ’analysis in Ansys Maxwell.
V. DESIGNED PARAMETERS AND VOLUMETRIC
COMPARISON
A. Selected Design
A non-inferior (Pareto optimal) solution is obtained as
shown in Fig. 11, where the reduction in the energy loss
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Fig. 11. Calculated volume and energy loss of the integrated inductor for
different Pareto optimal solutions.
Fig. 12. Flux density distribution in the magnetic core. Both the coils on the
central limb carry 1630 A current (peak of the rated current), whereas the
other four coils on the side limbs carry half of peak value of the rated current
in the opposite direction (-815 A).
requires increase in the volume. Out of these several possible
design solutions, one that suits the application the most, has
been selected, as shown in Fig. 11. The parameter values of
the selected design are given in Table IV.
The volume of the inductor is 187.1 ltr. and the energy loss
over one year span is 71291 kWh. The coils are designed
to carry the rated current (1154 A) and can be wound using
copper bars. The major harmonic component in the coil current
is at 1.8 kHz and at this frequency, the increase in the ohmic
losses in the ac resistance of the coil due to skin effect is
insignificant. Therefore, the use of the copper bars for the
coils is considered.
Multiple air gaps are achieved using the discrete core blocks
and the length of each of the air gap is fine tuned using the
FEA analysis. The FEA analysis is performed on the inductor
geometry given in Table IV. The length of each of the air
gap is fine tuned and it is found to be 2.46 mm. The flux
density distribution in the inductor core is shown in Fig. 12.
The inductance matrix is also obtained from the FEA and it is
given in Table V. The line filter inductance is obtained from
these value and it is given as
Lf = 1184 μH (43)
The core and the copper losses of the inductor over the
whole operating range is shown in Fig. 13. The core losses
and the copper losses at the full load conditions are 7.09 kW
and 9.67 kW, respectively. The coolant flow in each of the duct
is taken to be 0.06 l/s and the duct diameter Dd is 0.01 m.
The inlet temperature of the coolant is assumed to be 20◦C.
TABLE V
INDUCTANCES VALUES OBTAINED USING THE FINITE ELEMENT ANALYSIS.
ALL VALUES ARE IN μH.
Coil aH bH cH aL bL cL
aH 375 −84 −62 115 −19 −39
bH −84 384 −84 −19 104 −19
cH −62 −84 375 −39 −19 115
aL 115 −19 −39 375 −84 −62
bL −19 104 −19 −84 384 −84
cL −39 −19 115 −62 −84 375
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Total losses
Fig. 13. Core and copper losses of the integrated inductor with different
loading conditions.
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Fig. 14. Calculated volume and energy loss of the one of the separate
inductors for different Pareto optimal solutions.
The core temperature at the rated load is calculated to be 74
◦C, whereas the temperature of the coil is found to be 86 ◦C.
B. Volumetric comparison
The magnetic integration leads to a reduction in the size
of the inductor. This has been demonstrated by comparing
the volume of the integrated inductor with the volume of
the inductors in a separate inductor case. The multi-objective
optimization for the separate inductor case has been also
carried out with an objective to minimize the energy loss and
the volume. The mission profile and the solution space (range
of the parameters that are optimized) are taken to be the same
in both the cases. The converter-side inductance of both the
HSC and the LSC are taken to be the same (LfH = LfL = 600
μH). The value of each of the converter-side inductor is taken
to be 600 μH to ensure same attenuation of the harmonic
frequency components in both the separate inductor case and
the integrated inductor case.
The non-inferior (Pareto optimal) solutions for the separate
inductor are shown in Fig. 14. Out of many possible solutions,
one design is selected with the volume of 132.8 ltr. and the
energy loss of 39693 kWh. The comparison of the various
performance parameters of both the separate inductor case and
the integrated inductor case is given in Table VI.
The volume of the magnetic material of the integrated
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TABLE VI
VOLUME AND ENERGY LOSS COMPARISON.
Parameter Separate inductor (LfH + LfL ) Integrated inductor Reduction (%)
Volume of active materials (ltr.) 2× 132.8 = 265.6 187.1 29.5 %
Volume of magnetic materials (ltr.) 2× 88.65 = 177.3 132.2 25.4 %
Volume of copper (ltr.) 2× 44.15 = 88.3 54.9 37.8 %
Energy loss (kWh) 2× 39693 = 79386 71291 10.1 %
Total losses at full load (kW) 2× 8.38 = 16.76 14.86 11.3 %
−1
0
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Fig. 15. Simulated flux density waveform in the limb of phase a.
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Fig. 16. Simulation results. (a) Flux density waveform in the limb of phase
a, (b) Output current of the high-side converter Ih, (c) Current through the
shunt branch of the LCL filter, (d) Current through the open-end transformer
windings.
inductor is calculated to be 132.2 ltr, compared to the 177.3
ltr. for the separate inductors. This demonstrates around 41.1
ltr (25.4%) reduction in the magnetic material. Assuming the
use of the 0.35 mm grain oriented steel, which has a density of
7.63 kg/ltr, 41.1 ltr reduction in the volume would translates
to 314 kg reduction in the weight of the magnetic material.
In addition, 37.8% reduction in the copper volume is also
achieved. The energy loss in the integrated inductor for the
given mission profile is 71291 kWh against 79386 kWh for
the separate inductor case.
VI. SIMULATION AND HARDWARE RESULTS
The time domain simulations have been carried out using
PLECS. The parameters used in the simulations are specified
in Table I. The integrated inductor is modeled using the
magnetic toolbox, which uses the permanence model.
The converter was simulated at the rated power and the
simulated flux density waveform in one of the limb is shown
in Fig. 15. The flux density has a dominant fundamental
frequency component with major harmonic component at the
2nd carrier harmonic frequency. The output current of the HSC
is shown in Fig. 16(a), which has a major harmonic component
at 2nd carrier frequency harmonic. As the leg current in the
TABLE VII
VALUES OF Lf AND Cf OF THE LCL FILTER
Parameters Values
Lf 9 mH (0.195 pu)
Shunt capacitance Cf 14 μF (0.065 pu)
Damping capacitance Cd 10 μF (0.045 pu)
Damping resistor Rd 30 Ω
Coil aH
Coil bH
Coil bL
Coil aL
Coil cL
Coil cH
Separate inductor
Integrated inductor
(a) (b)
Fig. 17. Photos of the converter-side inductor of the LCL harmonic filter. (a)
4.6 mH inductor used in the separate inductor case, where two such inductors
are required. (b) 9 mH integrated inductor which magnetically integrates two
separate inductors.
HSC and the LSC is the same (IaH = IaL ), only the current
of the HSC IaH is shown. The shunt branch of the LCL filter
offers low impedance path to the harmonic components, as
shown in Fig. 16(b). As a result, the injected grid currents
have the desired waveform quality, as shown in Fig. 16(c).
A small scale prototype has been built to verify the
effectiveness of the proposed inductor. The specifications of
the small scale system is given in Table I. The dc-link voltages
for the HSC and the LSC were derived from two separate dc
power supplies. The converter system was connected to the
ac power source from the California Instruments (MX-35),
which was used to emulate harmonic free grid. The filter
arrangement is shown in Fig. 1, where the LCL filter, along
with the Rd/Cd damping branch is used. The values of the
filter parameters are given in Table VII. A 11 kVA, 230/400
V three-phase transformer is employed where the 230 V star-
connected windings are reconfigured to obtain the open-end
transformer windings.
The integrated inductor is realized using the standard lami-
nated steel (0.35 mm) and the coils are wound using the AWG
11. Each coils have 102 turns and the length of the air gap is
2.014 mm. The photo of the inductor prototype is shown in
Fig. 17.
The voltages across the capacitive branch of the LCL
filter VxHxL and the output currents of the HSC IxH are
sensed and used as a feedback variables to implement the
closed-loop control system. The control is implemented using
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IaH (10 A/div.) IbH (10 A/div.) IcH (10 A/div.)
IaL (10 A/div.)
(a)
Iag (10 A/div.) Ibg (10 A/div.) Icg (10 A/div.)
ΔIa (5 A/div.)
(b)
VaHaL (250 V/div.)
VbHbL (250 V/div.)
VcHcL (250 V/div.)
(c)
Fig. 18. Experimental waveforms with the rated active current injected to
the grid. (a) Ch1: IaH , Ch2: IbH , Ch3: IcH , and Ch4: IaL , (b) Ch1: Iag ,
Ch2: Ibg , Ch3: Icg , and Ch4: ΔIa, (c) Ch1: VaHaL , Ch2: VbHbL , and Ch3:
VcHcL .
TMS320F28346 floating-point digital signal processor. The
converters are controlled to inject the rated current to the
grid and the experimental waveforms during the steady-state
condition are shown in Fig. 18. The output current of LSC of
phase a is also shown in Fig. 18(a). The converter-side currents
have a major harmonic components, concentrated around the
second carrier harmonic frequency. The transient performance
has been verified by applying the step change in the reference
current from 0.5 pu to 1 pu and the corresponding current
waveforms are shown in Fig. 19. The harmonic spectra of the
injected current is shown in Fig. 20, where it is evident that
the magnitude of the individual harmonic components of the
IaH (10 A/div.) IbH (10 A/div.) IcH (10 A/div.)
IaL (10 A/div.)
(a)
Iag (10 A/div.) Ibg (10 A/div.) Icg (10 A/div.)
ΔIa (5 A/div.)
(b)
Fig. 19. Experimental waveforms for a step response when the reference
current was changed from 0.5 pu to 1 pu. (a) Ch1: IaH , Ch2: IbH , Ch3:
IcH , and Ch4: IaL , (b) Ch1: Iag , Ch2: Ibg , Ch3: Icg , and Ch4: ΔIa.
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Fig. 20. Harmonic spectra of the measured grid current and associated BDEW
harmonic injection limits.
injected current is within the specified BDEW limits.
The power losses of the integrated inductor at different
loading conditions have been measured using the Voltech
PM3000 power analyzer. The measured losses are shown in
Table VIII. The losses of the integrated inductor at the full
load condition is around 1% of the rated power.
The magnetic integration of the converter-side inductor of
the HSC and the LSC leads to the substantial reduction in
the volume and the energy loss without compromising the
harmonic performance. This has been verified by comparing
the harmonic spectra of the line current in the case of the
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TABLE VIII
MEASURED LOSSES IN THE INTEGRATED INDUCTOR.
Load 0.25 pu 0.5 pu 0.75 pu 1 pu
Losses (W) 42 55 79 109
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Separate inductors
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Fig. 21. Harmonic spectra of the measured grid current.
LCL filter integrated inductor with that of the LCL filter
with separate inductors. Off the shelf 4.6 mH, 16A three-phase
three-limb inductors are used in the separate inductor case
(LfH = LfL = 4.6 mH) and the results are compared with the
designed integrated inductor with Lf = 9 mH. The harmonic
spectra of the line current in both the cases are shown in Fig.
21, which demonstrates that the harmonic performance is not
compromised by the magnetic integration. The magnitude of
the harmonic components are slightly smaller in the case of
the separate inductor, as the effective value of Lf is 9.2 mH,
as against the 9 mH in the case of the integrated inductor.
VII. CONCLUSION
An integrated inductor for the the dual-converter fed open-
end transformer topology is proposed. The dual-converter sys-
tem often comprises of two identical VSCs. These two VSCs
use two separate converter-side inductors for the LCL filter
implementation. For the dual-converter system, the output
currents of the given phase of both VSCs are equal. This
property of the dual-converter system is exploited to cancel out
the flux in one of the yokes of both the inductors through the
magnetic integration. Moreover, a multi-objective optimization
has been performed to identify best possible solutions which
leads to the minimization of the energy loss and minimization
of the volume of the inductor. The size reduction achieved
through magnetic integration is demonstrated by comparing
the volume of the proposed solution with the separate inductor
case. The integrated inductor leads to 25.4% reduction in the
volume of the magnetic material. This translates to 314 kg
reduction in the weight of the magnetic component for the 6.6
MVA, 3.3 kV WECS system. The performance of the filter
has been verified by simulation and experimental studies.
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